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The increased variability of process and environmental parameters is having a 
significant impact on timing and power performance metrics of digital integrated circuits. 
Traditionally formulated deterministic timing and power analysis algorithms based on 
worst-case values of parameters often lead to over-pessimistic predictions, and may miss 
actual worst-case performance corners. As a result, there is an increasing need for 
statistical algorithms that can take into account the probabilistic nature of parameters. 
The practical applications of statistical approaches, however, are restricted by the limited 
availability of parameter distributions, and the idealized modeling of parameters adopted 
in the statistical frameworks. In some cases, only partial probabilistic descriptions of 
parameters are available, such as the mean and variance. Thus, designers are in an urgent 
need for statistical approaches that can handle partially-specified uncertainty. 
The objective of this dissertation is to provide robust and accurate timing and 
power estimates for designers to assess the impact of variability on circuit performance. 
This dissertation proposes a set of statistical analysis algorithms to estimate circuit timing 
 viii
and leakage power dissipation based on robust probabilistic approaches and rigorous 
mathematical modeling of parameter uncertainty. Full and partial probabilistic 
descriptions of parameters can be incorporated into the developed statistical frameworks. 
Specifically, the proposed approaches include: 1) a path-based statistical timing analysis 
algorithm handling path delay correlations; 2) a statistical timing analysis algorithm 
based on partial probabilistic descriptions of parameters; 3) analytical techniques for 
assessing the impact of threshold voltage variation on leakage power of dual-threshold 
voltage designs, and selecting optimal values of the threshold voltages for leakage power 
reduction; and 4) a robust estimation algorithm for parametric yield and leakage 
dissipation based on realistic descriptions of parameter uncertainty. The developed 
algorithms along with the new modeling strategy effectively improve the over-
conservatism of the corner-based deterministic algorithms, and also permit assessing the 
impact of variability on circuit performance in the early design phase, which facilitates 
fast power and timing verifications in the design process. As the magnitude of variability 
continues to increase, the developed statistical algorithms and modeling strategy will 
become increasingly important for the future technology generations. 
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Chapter 1: Introduction 
 Technology scaling has been employed by the semiconductor industry for 
decades to cope with the market-driven demand for the improvement of the integration 
level (i.e., the number of transistors), manufacturing cost, speed, power, compactness, 
and functionality [1]. As transistor geometries continue to shrink, however, the increased 
variability of process and environmental parameters seriously impacts the design and 
optimization of integrated circuits, which has become a major obstacle in view of scaling 
[2]. The variability of process parameters, especially the transistor threshold voltage, 
effective channel length, and oxide thickness, is caused by the fundamental atom-level 
randomness, and systematic effects of semiconductor fabrication, such as lens aberration, 
optical proximity effects, and chemical mechanical planarization (CMP). In the recent 
technology nodes, the variability of these key process parameters causes a large spread 
for manufactured chips in power dissipation and circuit timing [3]-[5]. Similarly, 
environmental parameters (e.g., temperature and power supply voltage) may vary widely 
across the chip due to operating conditions, which also affects timing and power metrics. 
The International Technology Roadmap for Semiconductors (ITRS) in 2006 indicates 
that the variability of the parameters could be over 30% of the nominal values, resulting 
in 40% variation in circuit timing and 50% variation in power dissipation for the current 
generation (65nm technology) [1]. Besides, the variability of parameters will continue to 
increase according to the current trend, as shown in Figure 1.1. Due to the severe impact 
of variability on circuit performance, there is an increasing need for analysis and 
optimization algorithms that can handle variability of parameters. 
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Figure 1.1: Predicted variability of key parameters, circuit timing, and power 
consumption (Data source: ITRS [1]). 
The variability of parameters can be decomposed into two components: die-to-die 
and within-die components of variation [6]. The within-die, or intra-die component, 
describes the variation of parameters between distinct devices located on the same die. In 
contrast, the die-to-die component is due to the wafer-to-wafer, lot-to-lot, and chip-to-
chip differences in the semiconductor manufacturing process. Traditionally the die-to-die 
component has been regarded as the dominant source of process variability; therefore, by 
neglecting the within-die component, all devices in the circuit are assumed to be equally 
affected by the die-to-die component of variation [7]. Thus, the feasible range of 
performance metrics can be determined by assuming all process parameters are 
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simultaneously at their best- or worst-case values. As for environmental parameters, of 
which variability is primarily ascribed to the within-die components of variation, 
intervals of parameters are often used as conservative and convenient estimates. As a 
result, deterministic algorithms based on Process-Voltage-Temperature (P-V-T) corners 
have been used for analysis and optimization for VLSI circuits. 
For the nanometer-scale VLSI circuits, traditionally formulated deterministic 
algorithms have encountered a major challenge: using best-/worst-case analysis often 
leads to over-optimistic or over-pessimistic results because of several reasons [8]. First, 
the estimated span of performance metrics grows drastically as variability continues to 
increase. Second, performance corners are determined based on best-/worst-case values 
of parameters. In practice, however, parameters are not completely correlated due to the 
growing magnitude and number of uncorrelated within-die sources of variation [9]. Thus, 
the best-/worst-case performance corners are very unlikely to occur. Furthermore, 
deterministic timing analysis algorithms may miss some conditions that lead to timing 
failures because of complex dependencies between timing and sets of parameters. For 
example, gate delays may exhibit abnormal dependence on temperature at low supply 
voltages, which is called the inverted temperature dependence [10]. These significant 
reasons emphasize the importance of adopting a probabilistic framework for circuit 
performance analysis: a probabilistic framework can rigorously model the probabilistic 
nature of process and environmental parameters, to avoid the pessimism and ensure the 
robustness of the design. 
Chip designs are mostly driven by the need to maximize the operating frequency 
that is constrained by circuit delay. For recent technology generations, however, the 
standby, or leakage, power has also become an important constraint for chips [2], [3]. 
Because leakage power is extremely sensitive to the variability of process and 
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environmental parameters, accurate and reliable estimation of leakage power 
consumption becomes difficult. Without accurate statistical power estimates in the design 
phase, a large fraction of the fabricated chips may exceed the allowable power limit, thus 
resulting in yield loss. 
Taking the aforementioned concerns into account, the objective of this 
dissertation is to propose statistical analysis approaches that allow designers to assess the 
impact of parameter variability on circuit performance. This dissertation aims to develop 
robust and fast statistical analysis algorithms for circuit timing and power estimation. 
Meanwhile, the dissertation proposes a new modeling strategy for describing partially-
specified uncertainty, and incorporates the proposed strategy into the developed statistical 
frameworks to handle distinct categories of probabilistic descriptions. The developed 
statistical algorithms along with the proposed modeling strategy are capable of reducing 
the over-conservatism of the traditional corner-based approaches. In the beginning of the 
dissertation we briefly describe the motivations behind statistical timing and power 
analysis problems, and outline the proposed solution. 
1.1 STATISTICAL STATIC TIMING ANALYSIS: MOTIVATIONS AND CHALLENGES 
Timing verification seeks to ensure that a chip design meets the given timing 
specification, i.e., the circuit delay is within a specified range. Traditionally, the event-
driven simulation is used for timing verification: a set of input vectors (combinations of 
0’s and 1’s) are applied to the circuit to check whether any input vector causes timing 
violations [11]. This dynamic approach, however, becomes impractical because of the 
growing circuit complexity and the large number of input vectors that need to be 
exercised. Therefore, static timing analysis (STA), which provides a vector-free circuit 
timing estimate based on the pre-characterized delays of library cells, has emerged as an 
indispensable technique for full-chip timing verification. 
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Static timing analysis can be formulated as a problem of computing the task 
completion time of a PERT network (directed acyclic graph) [12], where the nodes and 
edges, representing gates and wires in the circuit, are assigned values of delays. The 
PERT problem can be efficiently solved by algorithms with linear time complexity in the 
number of edges and nodes [11]. Although static timing analysis may provide pessimistic 
or optimistic delay estimates due to the conservative nature of the vector-free cell delay 
estimates, it is extremely efficient compared to the event-driven simulation. Thus, 
nowadays designers heavily rely on static timing analysis tools for fast timing 
verification, and also for guidance during timing-power optimization. 
With the increased variability, worst-case static timing analysis may result in 
over-conservative estimates of circuit delay [13], [14]. Although conservative designs 
guarantee that chips are working at the required frequency, designs may be over-
constrained resulting in higher area/power [11]. Statistical static timing analysis (SSTA), 
which treats delays as random variables, has been proposed to accurately estimate the 
distribution of circuit delay. To assess the impact of parameters variability on timing, the 
gate and wire delays are modeled as functions of parameters in SSTA algorithms. For 
example, the gate delay can be described as: 
 ( ),,i i i th id f L V=  (1.1) 
where iL  and ,th iV  represent the effective channel length and threshold voltage of the 
gate, respectively. The dependency of delay on parameters is often approximated as a 
linear function of the deviations from the nominal values [15]: 
 ( )




, i nom nom i nom nomi i nom nom i th i
i th i
f L V f L V
d f L V L V
L V
∂ ∂
+ Δ + Δ
∂ ∂
 (1.2) 
where i i nomL L LΔ = − , and , , ,th i th i th nomV V VΔ = − . The first-order derivatives in (1.2) 
are called delay sensitivities. SSTA algorithms assume the distributions of parameters for 
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each gate, ( ),,i th iL V , are given, and typically parameters of distinct gates are identically 
distributed, but may be correlated due to the spatial proximity. With the information of 
distributions and delay sensitivities, SSTA seeks to estimate the delay distributions of 
gates, paths, and finally, the circuit timing distribution. 
Multiple approaches have been proposed for statistical static timing analysis, 
including the use of Monte-Carlo simulation [16], [17], the parameter-space integration 
methods [18], and the analytical approaches [19]-[23]. Monte-Carlo approaches construct 
the distribution by repeating traditional static timing analysis, with gate and wire delay 
(or parameter) values sampled from their distributions. Monte-Carlo methods are 
attractive because they utilize the existing infrastructure and are easily understood by 
designers. However, they require a large number of full-chip STA runs. Parameter-space 
integration methods explore the feasible parameter space in which the timing constraints 
are met, and compute the integral of the joint probability density function over the 
feasibility set. Although Monte-Carlo based and integration techniques are accurate, both 
approaches are computationally prohibitive, and become infeasible in the presence of a 
large number of independent sources and for large circuits. In contrast, the analytical 
techniques, based on deriving analytical expressions to compute distributions of arrival 
time and circuit delay, are efficient in terms of run time, but must overcome the major 
challenge of analytically computing the probabilistic maximum of path delays. 
In computing the maximum of path delay distributions, correlations of path delays 
pose a great difficulty for analytical SSTA approaches. Path delay correlations can be 
attributed to the dependence of gate delays on the die-to-die variation, spatial correlation 
of the within-die variation, and path reconvergence, i.e., paths with shared gates. The 
complexity of the correlation structure seems to make the exact distribution of the 
maximum path delay to be intractable [24]. Thus, the prior analytical techniques either 
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approximated the true distribution [15], [22], or produced bounds [8], [24]. Computing 
bounds for circuit delay distribution has several advantages over the approximation 
approaches: it avoids the approximation error, and provides greater flexibility in 
modeling. Thus, this dissertation proposes a statistical timing analysis algorithm of 
computing bounds for circuit delay distribution. The algorithm first computes delay 
distributions for paths, and then computes bounds for the maximum path delay 
distribution. Based on the unique characteristics of the multivariate normal distribution, 
and the theory of stochastic majorization, the developed algorithm can efficiently 
construct tight bounds for circuit delay. It also takes into account path delay correlations 
resulting from path reconvergence, which cannot be handled by most analytical SSTA 
algorithms. Chapter 2 will describe the details of the algorithm. 
1.2 STATISTICAL ANALYSIS BASED ON LIMITED PROBABILISTIC DESCRIPTIONS OF 
PARAMETERS 
Existing statistical analysis algorithms are based on the assumption that the 
complete probabilistic descriptions (i.e., the cumulative distribution functions) of 
parameters are available. Several fundamental features of a real-life design process make 
this assumption unreliable, or invalid. First of all, process characterization is often 
incomplete due to a limited number of measurements. As a result, there may be a large 
uncertainty in the statistical properties of process parameters. Secondly, an acute problem 
is encountered by fab-less design houses targeting their design to be processed by 
multiple foundries. Since each foundry has its own process technology and 
characteristics, there is large diversity in the statistical properties due to the multiple 
populations of process parameters. Finally, it is computationally expensive to fully 
characterize the distributions of some environmental parameters, such as the on-chip 
temperature and power supply voltage. For example, the characterization of voltage 
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fluctuation requires running a large number of input vectors, thus full characterization 
becomes almost impossible due to the increasing circuit complexity. As a result, the full 
probabilistic descriptions of parameters may not be available. The interval analysis [25] 
(worst and best corners) can be used in such cases but it may be quite conservative. 
CDF
min( )Z max( )Z
( )Z h X=
min( ),max( )X X
[ ], [ ]E X Var X
 
Figure 1.2: The knowledge of the mean, variance, and interval of a variable X permits 
computing bounds for the distribution of the function, h(X). 
In some cases, partial probabilistic descriptions (e.g., the moments of parameters) 
may be available for process and environmental parameters. Most statistical analysis 
algorithms, however, cannot utilize this kind of information to predict circuit 
performance. Thus, this dissertation proposes a new modeling strategy for parameters: 
parameter uncertainty is described by its mean, variance, and interval. A set of statistical 
techniques are then developed to handle these partial probabilistic descriptions of process 
and environmental parameters. Based on a sophisticated generalization of one-sided 
Chebyshev inequality [26] and the robust Monte Carlo sampling technique [27], the 
proposed techniques can produce bounds for the distributions of a certain class of 
functions given the statistical metrics (i.e., the mean and variance), and the interval of the 
uncertainty (Figure 1.2). A timing analysis algorithm that implements the statistical 
techniques is developed for computing bounds for path delay and circuit timing; the 
developed algorithm is also compatible with the existing SSTA algorithms, with the 
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capacity to handle Gaussian variables and linear delay models. Compared to the 
traditional interval-based approach, the developed algorithm enables us to reduce the 
over-conservatism of the timing estimates. Chapter 3 will present the algorithm. 
1.3 ANALYSIS OF LEAKAGE POWER DISSIPATION OF DUAL THRESHOLD VOLTAGE 
DESIGNS 
Scaling of device geometries entails the reduction of the transistor threshold 
voltage to maintain sufficient drain-to-source driving currents; however, it also causes the 
rapid increase in the subthreshold leakage power dissipation, which is now comparable to 
the active power, as shown in Figure 1.3 [28]. With the continuous scaling of the 
threshold voltage, the subthreshold leakage current (Isub) is expected to rise in the future 
technology nodes because of the exponential dependence on the threshold voltage (Vth): 











Figure 1.3: Subthreshold leakage power and active power (Source: Ref. [2]). 
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where q is the electron charge, k is the Boltzmann constant, T is the temperature, and m 
typically ranges from 1.1 to 1.4 [29]. Thus, the minimization of leakage power becomes 
the primary concern of the current CMOS designs, and is part of the general need to 
contain the increase in the overall circuit power consumption. 
One of the feasible techniques for suppressing subthreshold leakage current is to 
assign higher threshold voltages (Vth) to gates, but the leakage is reduced at the expense 









where d is the gate delay, Vdd is the power supply voltage, and α  is an empirical fitting 
coefficient about 1.3 [31]. Thus, only the gates with timing slacks (on fast paths) are 
assigned to high threshold voltages in consideration of the overall circuit timing. 
Currently dual or multiple threshold voltage designs are widely used to mitigate leakage 
[32]-[34]. However, in order to provide designers with cell libraries of distinct threshold 
voltage levels, process engineering faces an important problem: that is, how to select the 
best (optimal) values of the low and high threshold voltages for leakage minimization. A 
large separation of threshold voltages substantially reduces leakage current, but incurs a 
large increase in gate delays. In contrast, if the separation is limited, it only saves a small 
portion of power dissipation. Previous work has studied this problem of selecting the 
optimal threshold separation for the variation-free scenario [34], [35]. 
As transistor dimensions shrink, the magnitude of the threshold voltage variation 
is increasing, primarily caused by random dopant fluctuations. In the 65nm node and 
beyond, only tens of dopant atoms are in the transistor channel; thus, the threshold 
voltage becomes extremely sensitive even to a minor fluctuation of dopant 
concentrations, which may severely impact the effectiveness of the dual threshold voltage 
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techniques [36], [37]. Thus, this dissertation proposes a probabilistic analysis framework 
to estimate leakage power dissipation of dual-threshold voltage designs in the presence of 
threshold voltage variation. The analysis framework enables us to evaluate the 
effectiveness of the dual-threshold voltage based on a set of high-level circuit properties 
and process characteristics, such as the logic depth, total transistor width under distinct 
threshold voltages, and Vth characteristics. This dissertation also presents a strategy of 
determining the optimal threshold voltages for the dual-Vth designs in terms of leakage 
reduction. 
1.4 ESTIMATION OF LEAKAGE POWER CONSUMPTION AND PARAMETRIC YIELD 
UNDER REALISTIC PARAMETER UNCERTAINTY 
Parametric yield, which is the fraction of the manufactured chips that meet the 
performance requirement, is primarily limited by the chip operating frequency in the past. 
For the nanometer-scale VLSI circuits, however, power consumption has also become a 
limiting factor for parametric yield due to the tremendous growth of leakage power. The 
inverse correlation between circuit delay and leakage dissipation substantially affects 
parametric yield [4]: chips with short channel lengths are fast but leaky, while chips 
dissipating low leakage power are slow. Additionally, the exponential dependence of 
leakage on parameters may cause a large spread in leakage dissipation, e.g., 20X 
variations for 0.18um technology [4], which severely impacts the parametric yield. Thus, 
an accurate estimation of parametric yield and leakage power dissipation is of paramount 
importance for current and future technology generations. 
Traditionally statistical algorithms for yield prediction and leakage power 
consumption focus on fully-specified process parameters [38], [39]. Partially-specified 
parameters are not incorporated in statistical algorithms due to several reasons. First, 
there are no appropriate representations that can universally describe partially-specified 
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and fully-specified variables. Second, it is difficult to perform arithmetic operations on 
partially-specified variables taking into account correlations of variables. As a result, in 
most cases only the interval information of the partially-specified parameters is used. 
This dissertation aims to propose a statistical algorithm for estimating the chip-
level parametric yield and leakage power under realistic probabilistic descriptions of 
parameters. The recently developed mathematical advances in probabilistic interval 
analysis have been employed in the algorithm to handle fully- and partially-specified 
variables in arithmetic operations. Two distinct representations of variables, p-boxes and 
self-validating histograms, can be used to robustly describe full or limited probabilistic 
descriptions [40]. Besides, robust computation of variables based on linear optimization 
permits handling correlated variables in arithmetic operations. Thus, the developed 
algorithm can robustly estimate parametric yield and leakage dissipation. Chapter 4 will 
describe the algorithm. 
1.5 DISSERTATION ORGANIZATION 
The remainder of the dissertation is organized as follows. Chapter 2 presents a 
path-based statistical static timing analysis algorithm based on the theory of stochastic 
majorization. Chapter 3 describes a statistical timing analysis algorithm that can handle 
the incomplete probabilistic descriptions of parameters. Analytical probabilistic bounds 
based on moments and intervals are applied to timing analysis, and a robust Monte-Carlo 
sampling technique is proposed to estimate the circuit delay distribution. Chapter 4 
presents a robust estimation algorithm to compute parametric yield and leakage power 
consumption under realistic descriptions of parameter uncertainty. Chapter 5 describes an 
analytical framework for evaluating the effectiveness of the dual-threshold voltage 




Chapter 2: Path-Based Statistical Static Timing Analysis Handling 
Delay Correlations 
Statistical static timing analysis has emerged to reduce the over-conservatism of 
static timing analysis; it seeks to compute the distribution of circuit delay given the 
distributions of gate delays, or parameters. The recent development of SSTA has focused 
on analytical approaches because of their run-time efficiency compared to Monte Carlo 
methods [16], [17] and parameter-space integration approaches [18], as described in 
Chapter 1. Analytical SSTA techniques can be classified into two major categories 
according to the traversing order of the probabilistic timing graph: path-based [23], [41] 
and node-based (block-based) approaches [15], [21], [22]. Path-based techniques 
compute individual path delays, and then compute the maximum path delay distribution, 
while node-based techniques perform the breadth-first search, compute the node arrival 
time from the maximum arrival time of fan-in nodes, and propagate the node arrival time 
to fan-out nodes. Since node-based techniques need to perform the maximum operation at 
each node, the approximation error resulting from the maximum operation is 
accumulated, and may cause a large error for the circuit delay distribution. 
This chapter proposes a path-based statistical timing analysis to compute the 
bound for the circuit delay distribution, which can avoid the pitfalls of the node-based 
approaches. This algorithm can handle path delay correlations due to path reconvergence 
and dependence on die-to-die components of variation. The main contribution of this 
work is to compute circuit delay distribution for correlated paths using unique properties 
of the multivariate normal distribution, and the theory of the stochastic majorization [42]. 
The developed algorithm is also validated by experiments on a set of combinational 
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benchmark circuits. The proposed algorithm is very efficient and accurate compared to 
the Monte Carlo methods. 
This chapter is organized as follows. Section 2.1 introduces the mathematical 
backgrounds for probabilistic bounding, and Section 2.2 describes the computation of 
probabilistic bounds for circuit delay. Section 2.3 then shows the implementation details 
as well as experimental results. Section 2.4 develops two techniques to improve the 
probabilistic bounds for lowly-correlated path delays. Finally, Section 2.5 summarizes 
this work. 
2.1 MATHEMATICAL BASIS FOR PROBABILISTIC BOUNDING 
This section first presents the mathematical formulation of circuit timing analysis. 
Then it proposes a novel strategy of computing bounds for the cumulative probability, 
based on unique characteristics of the multivariate normal distribution, and the theory of 
the stochastic majorization. 
2.1.1 Problem Formulation 
The clock cycle of a chip is constrained by the maximum path 
delay, { }1max ,..., N clockD D T≤ , where Di denotes the delay of the i
th path in the circuit. 
The delay of each path is a random variable, described by a probability density function. 
Since the path delay vector { }1,..., ND D  is a random vector, the value of 
{ }1max ,..., ND D  is also a random variable. Then, in order to estimate the statistical 
properties of the timing performance of the chip, we must find the distribution of 
{ }1max ,..., ND D . 
The cumulative distribution function of { }1max ,..., ND D is given by 
{ }( )1( ) max ,..., NF t P D D t= ≤  , or equivalently: 
 ( )1 2( ) , ,..., NF t P D t D t D t= ≤ ≤ ≤  (2.1) 
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where ( )F t  is the cumulative probability function defined over the path delay 
probability space. The contribution of our work is to propose an approach to efficiently 
deriving bounds on the cumulative distribution function (cdf) [43] of the circuit delay for 
any probabilistic timing graph, which is simply a timing graph with random node delays. 
In this work, we assume path delays are Gaussian; this assumption is based on 
that process variability can be described as normally distributed variables, and gate 
delays can be modeled as linear functions of process variability when the magnitude of 
variability is small. We then show how we derive a bound on the cdf of the longest path 
delay that propagates through the probabilistic timing graph. Specifically, we derive 
upper and lower bounds on 
 { }( )1( ) max ,..., NF t P D D t= ≤ . (2.2) 
We can re-write this equation as a cumulative probability: 
 { } { }1
1




P D D t P D t
=
≤ = ≤∩  (2.3) 
Assuming the path delay vector is a Gaussian vector, the following theorem can 
be proved. 
Theorem 2.1: For any normal random vector with a given correlation matrix Σ : 
 { }( ) { }( )'i i iP D t P Z tΣ Σ≤ = ≤∩ ∩  (2.4) 
where ' ( )/
i ii D D

























This theorem expresses the sought cumulative probability in terms of the 
distribution of a normal random vector with an arbitrary correlation matrix. Note that the 
vector 't  that determines the set, over which the probability content is being evaluated, 
is not equicoordinate, i.e., the components of the vector are not equal ( , : ' 'i ji j t t∃ ≠ ). 
Also note that the correlation matrix Σ that characterizes the path delay vector is 
populated arbitrarily, i.e., it has no special structure. Both of these factors make the 
efficient numerical evaluation of the probability in (2.4) impossible. Since the 
evaluation of such cumulative probabilities needs multi-dimensional integrals, we seek 
ways to pre-characterize cumulative probabilities that can be used as bounds for (2.4). 
Thus, a set of transformations is described to enable efficient numerical evaluation in the 
following sections. These transformations will lead to the bounding of the probability of 
(2.4) by the probabilities expressed in the form of equicoordinate vectors with well-
structured correlation matrices. These probabilities can then be numerically evaluated and 
will provide the bound for the original cumulative probability. 
2.1.2 Bounding Circuit Delay Distribution by Restructuring Path Delay 
Correlation Matrix 
The first step is to re-express the cumulative probability of (2.4) by a cumulative 
probability of the same delay vector with a well structured correlation matrix. This is 
necessary because it will allow us to later use accurate numerical methods to evaluate the 
cumulative probability. The following theorem can be used to do that [42]: 
Theorem 2.2: (Slepian’s Inequality): Let X be distributed according to ( )0,N Σ , 
where Σ  is a correlation matrix. Let ( )ijR ρ=  and ( )ijT τ=  be two correlation 
matrices. If ij ijρ τ≥  holds for all i, j, then 
 { } { }
1 1
N N
R i i T i i
i i
P X a P X aΣ= Σ=
= =
⎡ ⎤ ⎡ ⎤
⎢ ⎥ ⎢ ⎥≤ ≥ ≤
⎢ ⎥ ⎢ ⎥⎣ ⎦ ⎣ ⎦
∩ ∩  (2.5) 
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holds for all 1( ,..., )
T
Na a a= . 




0.9 0.8 1 0.8
















0.9 0.8 1 0.8














The only difference in the two correlation matrices is in the value of correlation 
coefficient 12 21 ( )ρ ρ . Since T has a lower value of that correlation coefficient, the above 
theorem would ensure that: 
4 4
1 1
[ { }] [ { }]R i i T i i
i i
P X a P X aΣ= Σ=
= =
≤ ≥ ≤∩ ∩ . 
The Slepian’s inequality can be applied to the correlation matrix having negative 
off-diagonal coefficients; however, path delays are mostly positively correlated. 
Therefore, we only focus on path delays with nonnegative correlations. 
By induction we can show that the following corollary also holds: 
Corollary 1. Using Theorem 2.2, the cumulative distribution of (2.4), can be bounded 
by: 
 { }( ) { }( )
min
' 'i i i iP Z t P Z tΣ Σ≤ ≥ ≤∩ ∩  (2.6) 
 { }( ) { }( )
max
' 'i i i iP Z t P Z tΣ Σ≤ ≤ ≤∩ ∩  (2.7) 
where minΣ  (and maxΣ  ) are generated by setting all their off-diagonal elements to 
( )min min ijρ ρ=  (and ( )max max ijρ ρ=  ) for all i j≠  . 
Consider, for example, the probability given by the correlation matrix used in the 
above example. The lower bound on the probability can be then established via a nicely 
structured correlation matrix minΣ . 
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0.7 0.7 1 0.7










The matrix minΣ  has diagonal coefficients equal to 1, and the identical off-
diagonal coefficients. This degree of uniformity is essential for the numerical evaluation 
of the probability that we will use later. 
2.1.3 Probabilistic Bounds Based on Stochastic Majorization 
At the conclusion of the bounding operations based on the manipulations of the 
correlation matrices, the cumulative probabilities in (2.6) and (2.7) are now described 
by correlation matrices with identical off-diagonal elements. Still, they require evaluating 
the probability content of a multivariate normal distribution over the non-equicoordinate 
set, which is numerically expensive. To enable a more efficient numerical evaluation of 
these cumulative probabilities, we now express them in terms of the equicoordinate 
probability. The reason for the greater attraction of the probabilities of the equicoordinate 
vectors is that it is easy to pre-characterize the probability of a multi-dimensional vector 
over a multi-dimensional cube, which is the body with identical coordinates, as opposed 
to doing that for all possible shapes of the multidimensional parallelepiped. 
In this section we show how we can bound the cumulative probabilities of a 
normal random vector by a partial ordering of the location parameter vectors, using the 
techniques of the theory of majorization [44]. In order to derive these bounds, however, 
we will need to ensure that several criteria are met, since the bounding is predicated on 
several properties of the probability distributions. 
The notion of strong and weak majorization can be used to compare random 
variables and their distributions [42]. First, we introduce a set of formal definitions that 
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allow comparing random variables and their distributions. Most of the theorems in this 
section are shown without proof, which can be found in [42]. 
Let ( )1,...,
T
Na a a=  and ( )1,...,
T
Nb b b=  be two real vectors. Let 
[1] [ ]... Na a≥ ≥  and [1] [ ]... Nb b≥ ≥  be the ordered values of the components of a and b. 







=∑ ∑ , and 







≥∑ ∑  for 1,..., 1r N= − . 
Definition: a is said to weakly majorize b, in symbols, a b , if 







≥∑ ∑  for 1,...,r N= . 
It is easy to check that a pair of vectors ( ) ( )T T3,2,1 2,2,2  is an example of 
strong majorization, and a pair of vectors ( ) ( )T T3,2,1 1,1,1  is an example of weak 
majorization. Additionally, an important fact of the strong majorization is that 
a b a b⇔ − − , which is known as the translation invariance property. 
The notions of strong and weak majorization can be extended to enable 
comparing random variables and their distributions for a certain set of functions. This set 
of functions should be Schur-convex (or Schur-concave) functions which are defined 
below. 
Definition (Schur convexity and Schur concavity): A function  ψ  of N 
arguments is said to be Schur-convex (Schur-concave) if a b  implies that 
( ) ( )a bψ ψ≥ ( ) ( )( )a bψ ψ≤ . 
For a set NA ⊂ ℜ , if its indicator function is Schur-convex (Schur-concave), A is 
said to be a Schur-convex (Schur-concave) set. In addition, an increasing Schur-convex 
set is a Schur-convex set whose indicator function is nondecreasing in each argument; a 
decreasing Schur-concave set is a Schur-concave set whose indicator function is 
nonincreasing in each argument. 
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Definition (Strong Stochastic Majorization): Let X and Y be two N-dimensional 
random variables. X is said to stochastically majorize Y, in symbols
st
X Y , if  
[ ] ( ) [ ]P X A P Y A∈ ≥ ≤ ∈  for every Borel-measurable Schur-convex (Schur-concave) 
set A. 
Definition (Weak Stochastic Majorization): X is said to weakly stochastically 
majorize Y, in symbols
st
X Y , if [ ] ( ) [ ]P X A P Y A∈ ≥ ≤ ∈  for every Borel-
measurable increasing Schur-convex (decreasing Schur-concave) set A. 
The key idea we are exploiting in deriving bounds on the cumulative probabilities 
is that for certain distributions, stochastic inequalities can be established on the basis of a 
partial ordering of the parameter vectors using ordinary (deterministic) majorization. The 
class of random vectors that can be ordered via the ordering of their location parameter 
vectors is limited to distributions of which density functions are Schur-convex (Schur-
concave). The following theorems formalize this fact [42]: 
Theorem 2.3: Let the random variable Xθ  have a density ( )f x θ−   for 
,N Nx θ∈ ℜ ∈ ℜ  (a location parameter vector). If the density function ( )f x  is Schur-
concave in x, then ξ θ  implies that 
st
X Xξ θ . 
Theorem 2.4: Let the random variable Xθ have a density ( )f x θ−  
for ,N Nx θ∈ ℜ ∈ ℜ . If the density function ( )f x  is Schur-concave in x, then ξ θ  
implies that 
st
X Xξ θ . 
Thus, if the probability density function of random vector Xθ  satisfies the 
properties of Theorem 2.3 and Theorem 2.4, then we can find a location parameter 
vector ξ , and the random vector Xξ  that will stochastically majorize Xθ . This is 
equivalent to saying that (by the definition of stochastic majorization) the probability 
content of Xξ  over the appropriate set, will bound the probability content of Xθ  over 
this set. Note that this set must satisfy two properties. First, this set must enable 
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computing the probability content that corresponds to our original purpose: the joint 
cumulative distribution function of the path delays. Second, by definition, it must be 
Borel-measurable and Schur-concave (or Schur-convex). For weak stochastic 
majorization, the set needs to be increasing Schur-convex (or decreasing Schur-concave). 
The next theorem provides the final results [42]. 
Theorem 2.5: (1) Let Xθ  have a multivariate normal distribution with the mean 
vector θ , and with equal variances and equal correlations. The density function 
( )f x θ−  is Schur-concave. 
(2) Let A denote the set { }| , 1,...,ix x a i N≤ = . This set is Schur-concave 
because its indicator function is Schur-concave. Besides, since the indicator function of A 
is nonincreasing in each argument, A is a decreasing Schur-concave set. 
Because the structured correlation matrices, minΣ  and maxΣ , have identical off-
diagonal elements, we know that the density functions of min(0, )N Σ  and max(0, )N Σ  
are Schur-concave according to Theorem 2.5. 
We can now point out the fact that for the set A defined above, 





P X A P X aθ θ
=
⎛ ⎞⎟⎜∈ = + ≤ ⎟⎜ ⎟⎟⎜⎝ ⎠∩ , and putting everything together. 
Theorem 2.6: If ξ θ , Xθ  and A are defined as in Theorem 2.5, then 
[ ] [ ]P X A P X Aξ θ∈ ≤ ∈ , or 
{ } { }
1 1
N N
i i i i
i i
P X a P X aξ θ
= =
⎛ ⎞ ⎛ ⎞⎟ ⎟⎜ ⎜+ ≤ ≤ + ≤⎟ ⎟⎜ ⎜⎟ ⎟⎟ ⎟⎜ ⎜⎝ ⎠ ⎝ ⎠∩ ∩ . 
 Proof: Because the probability density of Xθ  is Schur-concave, we know that 
ξ θ  implies 
st
X Xξ θ  according to Theorem 2.3. Since the set A is a Schur-concave 
set, the definition of the strong stochastic majorization states that 
st
X Xξ θ  implies that 
 [ ] [ ]P X A P X Aξ θ∈ ≤ ∈ . ■ 
The similar theorem can be stated for the case of the weak majorization: 
 22
Theorem 2.7: If ξ θ , Xθ  and A are defined as in Theorem 2.5, then 
[ ] [ ]P X A P X Aξ θ∈ ≤ ∈ , or 
{ } { }
1 1
N N
i i i i
i i
P X a P X aξ θ
= =
⎛ ⎞ ⎛ ⎞⎟ ⎟⎜ ⎜+ ≤ ≤ + ≤⎟ ⎟⎜ ⎜⎟ ⎟⎟ ⎟⎜ ⎜⎝ ⎠ ⎝ ⎠∩ ∩ . 
Proof:  Since the probability density of Xθ is Schur-concave, we know that 
ξ θ  implies 
st
X Xξ θ  according to Theorem 2.4. The definition of weak 
stochastic majorization states that 
st
X Xξ θ  implies [ ] [ ]P X A P X Aξ θ∈ ≤ ∈  when A 
is a decreasing Schur-concave set.           ■ 
In the next section, we use the above results to compute bounds for cumulative 
probabilities of the path delay vector. In doing that, it will also become clear why the 
parallel notions of strong and weak stochastic majorization have to be developed. 
Up to this point, we have established the fact that the multivariate normal 
distribution described here has a density function which is Schur-concave, and the set A 
defined in Theorem 2.5 is a decreasing Schur-concave set. We can now easily find an 
equicoordinate parameter vector that is strongly majorized by the vector of delay 
coordinates, and then use Theorem 2.6 and Theorem 2.7 to bound the cumulative 
probability. Using the definition of majorization, the vector of the average values is a 
sought vector. 
Fact 1. If ( )1~ ,...,
T
Nt t t=  and ( )~ ,...,
T







= ∑ , then 
~ ~
t t . 







=∑ ∑ . Now we need 














∑ , which is the 
average of the r largest values among 1,..., Nt t . This value must be larger than or equal to 
















≥ =∑ ∑ . ■ 
Fact 2. Let Z be the random vector 1( ,..., )NZ Z , where ( 1,..., )iZ i N=  is 
defined as in Theorem 2.1. If ( )1~ ,...,
T
Nt t t=  and ( )~ ,...,
T







= ∑ , 
then 
{ }( ) { }( )i i iP Z t P Z t≤ ≤ ≤∩ ∩ . 
Proof:  Consider the Schur-concave set described in Theorem 2.5, 
{ }| , 1,...,iA x x a i N= ≤ = , where x is a N-dimensional vector. According to the 
translation invariance property, we know that 
 
~ ~ ~ ~
t t t t→ − − . 
Therefore, from Fact 1 we can infer that 
~ ~
t t− − . From Theorem 2.6, because 
of the partial ordering between the location parameter vectors, i.e., 
~ ~
t t− − , we can 
obtain the probabilistic inequality: 
{ } { }
1 1




P Z t a P Z t a
= =
⎛ ⎞ ⎛ ⎞⎟ ⎟⎜ ⎜+ − ≤ ≤ + − ≤⎟ ⎟⎜ ⎜⎟ ⎟⎟ ⎟⎜ ⎜⎝ ⎠ ⎝ ⎠∩ ∩ . 
Let a = 0, then we prove that 





P Z t P Z t
= =
⎛ ⎞ ⎛ ⎞⎟ ⎟⎜ ⎜≤ ≤ ≤⎟ ⎟⎜ ⎜⎟ ⎟⎟ ⎟⎜ ⎜⎝ ⎠ ⎝ ⎠∩ ∩ . ■ 
Since we are interested in both the upper and lower bounds on the probability 
distribution of the path delay vector, we also would like to find an equicoordinate 
parameter that strongly majorizes t. This is, however, impossible, and in this case we 
need to resort to weak majorization. Using Theorem 2.7, we can show that: 
Fact 3. If min 1min{ ,..., }Nt t t= , ( )1~ ,...,
T
Nt t t=  , min 1 min( ,..., )
T
Nt t t t tΔ = − − , 
and ( )
~
0 0,..., 0 T= , then 
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0 tΔ . 
Proof: Since min 1min{ ,..., }Nt t t= , we know that min 0it t− ≤ , for i=1,…,N. 








≥ −∑ ∑  for 1,...,r N= . From the definition of the 
weak majorization, we know that 0 tΔ .         ■ 
Fact 4. Let Z be the random vector 1( ,..., )NZ Z , where ( 1,..., )iZ i N= is defined 
as in Theorem 1. If min 1min{ ,..., }Nt t t= , ( )1~ ,...,
T
Nt t t= , ~0 (0,..., 0)
T= , and 
min 1 min( ,..., )
T
Nt t t t tΔ = − − , then 
{ }( ) { }( )mini i iP Z t P Z t≤ ≤ ≤∩ ∩ . 
Proof: Similar to the proof of Fact 2, we consider the decreasing Schur-concave 
set { }| , 1,...,iA x x a i N= ≤ = . From Fact 3, we know that 0 tΔ . According to 
Theorem 2.7 we can infer that 






P Z a P Z t t a
= =
⎛ ⎞ ⎛ ⎞⎟ ⎟⎜ ⎜+ ≤ ≤ + − ≤⎟ ⎟⎜ ⎜⎟ ⎟⎟ ⎟⎜ ⎜⎝ ⎠ ⎝ ⎠∩ ∩ . 
Now let mina t= , then 
 
















⎛ ⎞ ⎛ ⎞⎟ ⎟⎜ ⎜≤ ≤ + − ≤⎟ ⎟⎜ ⎜⎟ ⎟⎟ ⎟⎜ ⎜⎝ ⎠ ⎝ ⎠




We have finally bounded the original cumulative probability by cumulative 
probabilities expressed in terms of an equicoordinate vector, a correlation matrix with 
identical off-diagonal elements, and the standard multivariate normal vector: 
 
min min
(( { }) )i i iPP Z t Z tΣ Σ≤ ≤ ≤∩ ∩  (2.8) 
 
max
( ) ( { })i i iP Z t P Z tΣ Σ≤ ≤ ≤∩ ∩  (2.9) 
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This is a well-structured object whose probability content is amenable to 
numerical evaluation. 
2.1.4 Numerical Evaluation of the Cumulative Probability 
The bounds can be numerically evaluated as long as the correlation matrix and the 
coordinate vectors are fixed for a random vector of given dimensionality. In order to 
speed up the run-time evaluation of the probabilities, the numerical evaluation is done 
using pre-generated lookup tables for a range of vector dimensionalities, coordinates, and 
correlation coefficients. The table generation, essentially, boils down to numerically 
evaluating the probability integral, which can be easily done by the Monte-Carlo 
integration of the cumulative probability of a multivariate normal distribution for the 
range of: (1) vector dimensionalities (e.g., the number of paths, N); (2) the off-diagonal 
correlation coefficients. Below is the algorithm for evaluating the cumulative probability. 
Equicoordinate CDF Computation of Multivariate Normal Distribution 
Input: a vector cardinality N, a correlation matrix Σ with identical off-diagonal 
coefficients, and a coordinate t. 









1) Generate S sample vectors that follow the multivariate normal distribution (0, )N Σ . 
2) For each sample vector 1( ,..., )Nv v v= , compute the maximum of the elements: 
{ }max max iv v= . 
3) Count the number of sample vectors tS  subject to the condition that maxv t≤ . Then, 
( { }) ti
SP Z t SΣ ≤∩ . 
For a specific number of paths N, the table size is( 1)L M+ , assuming the 
correlation coefficient ijρ increases from 0 to 1 at the interval of1/L , and M is the 
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number of points in the t domain. In reality, we do not need too many distinct values of 
N, which helps reduce the table size. Besides, interpolation is used to find the cumulative 
probability values to reduce data storage. Our pre-generated tables contain cumulative 
distribution functions for the off-diagonal correlation coefficients ranging from 0 to 1, at 
the interval of 0.01. The coordinates include values within mean +/- 3 standard 
deviations. For any coordinate values not in the table, linear interpolation is used to 
approximate the cumulative probabilities. This strategy can save storage space and reduce 
the execution time for loading tables. 
All the theoretical derivations advanced above were in terms of normal 
distributions. Therefore, the theory of probabilistic bounds in this work enables 
computing bounds for circuit delay when path delays follow normal distributions. The 
developed bounding algorithm can be extended to handle path delays following truncated 
normal distributions. Such an extension is useful because it reflects the reality of the 
semiconductor manufacturing as a controlled stochastic process. The presence of the 
human controller prevents the semiconductor process from exhibiting extreme deviations 
from the mean. For example, a deviation that exceeds 3σ  from the mean is not just 
unlikely (as in the case of normal distribution), but is in fact impossible. The normal 
model is widely used in the SSTA literature, and more generally, throughout engineering 
practice, and in most of the cases, is sufficient. Still, under some conditions being able to 
handle truncated normal distributions directly is important. 
The extension to handle truncated normal distributions is treated heuristically in 
this work. The derived probabilistic inequalities of Section 2.1.3 are used to bound the 
distribution of a path delay vector. However, when performing numerical evaluation a 
table of cumulative probability of truncated normal is used. In consideration of this, Step 
1 of the above algorithm is modified. Our experiments show that this technique is valid 
 27
for the range of off-diagonal correlation coefficients and vector dimensionalities taken 
into account in this work: the empirical distributions of Monte Carlo samples are always 
bounded by the bound produced by the algorithm. 




























 ρ=0.8 Truncated Normal
 
Figure 2.1: Equicoordinate cumulative probabilities of multivariate normal and truncated 
normal distributions with zero mean and unity variance (N=1000). 
Theoretically, the difference between the equicoordinate cumulative probabilities 
of the normal and truncated normal distributions becomes pronounced for low correlation 
values, and high dimensionality, i.e., large N. Figure 2.1 illustrates this fact, showing the 
cumulative probabilities of multivariate normal and truncated normal distributions with 
zero mean, unity variance, and identical correlation matrices. The off-diagonal 
correlation coefficients are set to 0.6 and 0.8. Besides, truncation occurs when t=-3 and 3. 
As illustrated in Figure 2.1, lower correlation of variables results in a larger difference in 
the cumulative probabilities at the high and low percentiles. Therefore, we may need to 
take into account the truncated nature of the real-life process variability when dealing 
with low-correlation multivariate distributions. An experiment on the benchmark circuit 
is further analyzed in Section 2.3. 
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The equicoordinate cumulative probability of the truncated normal distribution is 
higher than that of the normal distribution at the high percentile. That means the lower 
bound of cdf at the high percentile can be improved if we use the truncated normal 
distribution, while it may also result in a worse upper bound of the cumulative 
probability. Since the lower bound of the cumulative probability represents the upper 
bound of circuit delay at a confidence level, using the truncated normal distribution 
enables us to accurately estimate the upper bound of circuit delay. 
2.2 ALGORITHM FOR COMPUTING CIRCUIT DELAY DISTRIBUTION 
2.2.1 Computation of Path Delay Vector Covariance Matrices 
The exposition above assumes the path-to-path correlation matrix is given. In this 
section, we derive a set of results that allow computing the correlation matrix and the 
vector of variances. The linear additive statistical model is a natural result of ascribing 
the total node delay variation to two components: die-to-die and within-die components 
of variation. Conceptually, the entire delay variability can be decomposed as: 
 ,i dd i wdd d dΔ = Δ +Δ  (2.10) 
where the first component is due to the die-to-die variation in the processing conditions. 
The second results from local variations on the same die. Note that the environmental 
variations can be also captured by the within-die source of variation. 
The two-term statistical delay model above does not have enough expressiveness, 
and also lacks an explicit link to the fundamental causes of variability in the process 
domain. For this reason, an extended version of such a model has become popular in 
literature, and is known as the canonical delay model [15]. In this model, delay variability 
is a weighted sum of the die-to-die components of variation, and an independent random 
variable which solely represents the uncorrelated within-die components of variation. 
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Similarly, in our statistical gate delay model, delay variability is represented as a 
weighted sum of two groups of independent random variables: 
 ( ), , , ,
1
Xn
i i j j dd i j wd
j
d a x x
=
Δ = Δ +Δ∑  (2.11) 
where idΔ  is the overall delay variation of gate i, , ,i j wdxΔ  is a random variable 
representing the jth within-die component of variation, and ,j ddxΔ  denotes the j
th die-to-
die source of variation. Note that the die-to-die components are global to all gates in the 
circuit. Uncorrelated local components of variation are not lumped to account for the 
dependence on multiple within-die components of variation. The within-die and die-to-
die components of variation are modeled as independent normal random variables 
with , , ,[ ] [ ] 0j dd i j wdE x E xΔ = Δ = , 
2
, ,{ }j dd j ddVar x σΔ = , and 
2
, , , ,{ }i j wd i j wdVar x σΔ = . The 
coefficients ,i ja  are interpreted as delay sensitivity values with respect to the variability 
of the process parameters, which can be obtained by library characterization. 
Additionally, this statistical delay model can be expressed concisely by resorting 
to the matrix expression. 
 ,
T T
i i dd i i wdd A X A XΔ = +  (2.12) 
where the delay sensitivity matrix ,1 ,( ,..., )X
T
i i i nA a a=  , 1, ,( ,..., )X
T
dd dd n ddX x x= Δ Δ , 
and , ,1, , ,( ,..., )X
T
i wd i wd i n wdX x x= Δ Δ . Again, the die-to-die components, described by ddX , 
are global to all nodes. 
Then, the delay sensitivity matrix iA  and the variance of parameters determine 











i dd i i i wd i
n
i j j dd i j wd
j
Var d








where ddΣ  and ,i wdΣ  are the covariance matrices of ddX  and ,i wdX , respectively. 
Distinct kinds of parameters are assumed to be mutually independent. Thus, ddΣ  and 
,i wdΣ  are actually diagonal matrices, and the matrix multiplications in (2.13) can be 
done efficiently. More importantly, the above formulation enables us to parsimoniously 
represent the gate-to-gate delay correlations. It is easy to show by writing out the 
covariance expression term by term that: 
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Δ Δ
= Δ Δ Δ Δ
= Σ Σ + Σ Σ + Σ
 (2.14) 
To compute the path-to-path correlation, we need to compute the variance of the 
path delay, and the covariance of the delay variation between paths. The delay variance 
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∑  represents the sum of A 
matrices for gates on path P1. 
However, the correlation of path delays not only results from the dependence on 
the die-to-die components of variation, but also depends on the structure of the paths. 
Overlapping paths are correlated due to the common gates of the paths; therefore, the 
common gates of the paths need to be taken into account when computing the path-to-
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path delay correlation. Then the covariance of delays for two paths 1P  and 2P  can be 
written as: 
 
( ) ( )
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1 2
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 (2.16) 
where 1Pn  and 2Pn  denote the numbers of gates on path 1P  and 2P , respectively. 
 Since the within-die and die-to-die components are assumed to be mutually 
independent, the delay variations due to the within-die and the die-to-die components are 
not correlated. Thus, when we compute the covariance of path delays, we only need to 
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Besides, for the within-die components, we only need to take into account the delay due 
to common gates because the within-die components of distinct gates are not correlated. 
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⎛ ⎞ ⎛ ⎞⎟ ⎟⎜ ⎜= +⎟ ⎟⎜ ⎜⎟ ⎟⎟ ⎟⎜ ⎜⎝ ⎠ ⎝ ⎠
⎛ ⎞ ⎛ ⎞⎟ ⎟⎜ ⎜= Σ + Σ⎟ ⎟⎜ ⎜⎟ ⎟⎟ ⎟⎜ ⎜⎝ ⎠ ⎝ ⎠
∑ ∑
∑ ∑ ∑ ∑
∑ ∑ ∑
 (2.17) 
where 1 2P P∩  denotes the common gates for paths 1P  and 2P , cA  is the sensitivity 
coefficient matrix of a common gate for path 1P  and 2P , and ,c wdΣ  is the covariance 
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matrix of the within-die component of the shared gate. We can then compute the 
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⎞ ⎛ ⎞ ⎛ ⎞⎟ ⎟ ⎟⎜ ⎜ ⎜+ Σ Σ + Σ⎟ ⎟ ⎟⎜ ⎜ ⎜⎟ ⎟ ⎟⎟ ⎟ ⎟⎜ ⎜ ⎜⎝ ⎠ ⎝ ⎠ ⎝ ⎠∑ ∑ ∑ ∑
(2.18) 
Finally, we can compute the path-to-path delay correlation by manipulating the 
sensitivity matrices of path delays. When traversing paths, the sum of sensitivity matrices 
are updated and propagated to the primary outputs. 
2.2.2 Computation of Probabilistic Bounds 
The statistical STA algorithm we propose is targeted towards a path-based 
formulation in which a deterministic STA algorithm is first used to extract a subset of 
critical paths under the nominal conditions. Algorithmically, given the probabilistic 
timing graph, we first extract a subgraph 'G  that contains N deterministically (with 
respect to the mean path delay value) longest paths using efficient path extraction 
algorithms, e.g., [45] and [46]. Based on the path enumeration algorithm in [46], our 
implementation can extract the N longest paths efficiently. 
Here we briefly describe the path enumeration algorithm in [46]. Path extraction 
is divided into two major phases: 1) computation of maximum delay from a node to sink 
and ranking successor nodes, and 2) path enumeration of k critical paths. First, a source 
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and a sink node are added to the timing graph, and then a backward traversal from the 
sink node is performed to compute the maximum delay to the sink from each node. 
Besides, for each node, successor nodes are ranked in a descending order 
according to a cost function, which is the sum of the successor node delay and the 
maximum delay of the successor node to the sink. Additionally, the slack values from 
choosing different successor nodes are also computed. After these preprocessing steps, 
the longest path can be obtained by traversing from the source node, and repeatedly 
picking the highest-ranked successor as the next node until reaching the sink. Other 
longest paths can be extracted by using the slack values. In this way, path extraction is 
quite efficient. From our experiment, it takes less than 1 second to extract 50 paths from a 
netlist with more than 3,000 nodes. Also, the scalability of this algorithm allows us to 
take into account more paths for very large-scaled circuits. 
We now use the derived path-to-path correlation in (2.18) to compute pair-wise 
correlation values for the extracted deterministically longest paths. The path delay 
variance can be directly computed by traversing paths following (2.15). Therefore, the 
worst-case complexity of computing the variance of a path delay is ( )XO mn , where m is 
the maximum number of gates on the extracted paths, and Xn  is the number of 
parameters. For pair-wise path covariance values, the common nodes of overlapping 
paths can be identified by pair-wise comparisons. Thus, combining the computation of 
path delay variance, and the correlation coefficients of N paths, the overall worst-case 
complexity is ( )2 2 2 2( ) ( )X X X XO N m n n N m n O N m n⋅ ⋅ + + = . However, since the 
objective is to compute the bound for the circuit delay distribution using (2.8) and (2.9), 
we only need to keep track of the minimum and maximum path-to-path correlation 
values. 
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With the maximum and minimum path-to-path correlations, we can then look up 
the probability tables to determine the bounds for circuit delay at any specific delay 
values. The flow of the bounding algorithm is shown in Figure 2.2. 
 
 
Figure 2.2: Algorithm flow of computing upper and lower bounds for the circuit delay 
distribution. 
2.3 IMPLEMENTATION AND EXPERIMENTAL RESULTS 
The algorithms described above have been implemented in C++, and have been 
run on a PC with CPU 3.0GHz and 1GB memory. The algorithms have been tested on a 
set of combinational ISCAS ‘85 benchmark circuits. In the experiments, we take into 
account several process parameters, including the variability of the effective channel 
length, threshold voltage, and oxide thickness. The sensitivity values of process variation 
1) Generate the cumulative probability table for distinct vector cardinalities (e.g., N) and correlation 
coefficients 
2) Extract N longest paths using static timing analysis based on the mean path delay values. 
3) Traverse the timing graph and compute the variance of path delay for N longest paths. 
4) Compute the minimum and the maximum path-to-path correlation coefficients ( minijΣ and maxijΣ ). 
5) For a specific delay value t 
a) Compute the coordinates of the normalized delay vector 
1' ( )/ ,  ,..., .
i ii D Dt t i Nμ σ= − =  
b) Compute the average of the coordinates of the normalized delay vector 
( ) 11 'N iit N t== ∑ . 
c) Find the minimum coordinate of the normalized delay vector 
{ }'min min it t= . 
d) Look up the probability tables using path-to-path correlation coefficients ( minijΣ and maxijΣ ), t , and 
mint , and obtain lower and upper bounds on the circuit delay distribution function at t. 
min max
'
min( { }) ( { }) ( { })i i i iP Z t P Z t P Z tΣ Σ Σ≤ ≤ ≤ ≤ ≤∩ ∩ ∩ . 
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are obtained from SPICE simulations for a cell library of 0.13um technology. The 3-
sigma values of each parameter are shown in Table 2.1. The exact cumulative distribution 
function was computed via Monte-Carlo runs of the deterministic static timing analysis 
algorithm with samples taken from the relevant parameter distributions, where die-to-die 
and within-die components follow truncated Gaussian. For each simulation, 2000 
iterations of Monte Carlo were run. 
 
Table 2.1: The 3-sigma values of process parameters (the percentage of the mean value). 
Process Parameters 3-sigma Values 
Effective Channel Length 12-15% 
Threshold Voltage 8-10% 
Oxide Thickness 6-8% 
 
Table 2.2: The run time and prediction error for the proposed algorithm. The run time of 
Monte Carlo simulation is also included. 
Bounding error RMS (%) Run time (sec) 
Lower bound Upper bound
95th percentile 








c880 456 3.64  4.50 4.14 6.19 2.90 3.25 37 1.97  2.03 
c1355 605 2.49  3.10 2.88 3.18 2.44 2.79 56 2.02  2.08 
c1908 975 2.84  3.18 4.03 4.86 2.18 2.51 79 2.09  2.24 
c2670 1544 3.25  3.84 2.39 3.00 2.28 2.62 112 2.13  2.27 
c3540 1787 1.98  2.19 1.61 1.94 1.59 1.59 153 2.22  2.38 
c5315 2600 2.93  3.29 2.94 3.53 1.54 1.87 227 2.34  2.53 
c6288 2448 1.50  1.72 0.79 0.90 1.10 1.10 246 2.58  3.19 
c7552 3874 2.99  3.56 3.93 4.55 1.90 2.23 318 2.53  2.66 
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Figure 2.3: Comparison of cumulative probabilities for c7552 (N=100). 
The bounds generated by the algorithm follow the Monte Carlo distribution 
closely. Table 2.2 shows the errors of the upper and lower bounds, as well as the 95th 
percentile error. The bounds were computed for N=50 and 100 longest paths. Across the 
benchmarks, the root-mean-square error of the lower bound is 1.72-4.50%, while the 
error of the upper bound is 0.90-6.19% for N=100. Note that we are specifically 
interested in the lower bound because it provides us a conservative value of the circuit 
delay at any confidence level. Importantly, the lower bound becomes tighter at higher 
confidence levels, giving a more reliable estimate of the parametric yield: at the 95th 
percentile the error is 1.10-3.25% (N=100). Figure 2.3 shows the cumulative probabilities 
from the Monte Carlo simulation and the proposed bounding algorithm, for the largest 
netlist c7552 in ISCAS ’85 benchmark circuits. The 95th percentile error of the lower 
bound for the cumulative probability is 2.23%. Figure 2.4 demonstrates that accurately 
accounting for gate delay correlation is crucial in predicting the shape of cdf. The gate 
delay correlation is changed by adjusting the ratio of the variance of the die-to-die 
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component to the total variance. As illustrated in the figure, the mean value of the lowly-
correlated case is larger than that of the highly-correlated one, while the span is much 
smaller. 
Table 2.2 also shows the run time of the algorithm. The Monte Carlo simulations 
(2000 samples) are substantially slower than our algorithm. The implementation is very 
efficient: the run time is less than 4 seconds for the largest netlist in ISCAS ’85 
benchmark circuits, which contains more than 3,000 nodes. There exists a close-to-linear 
growth in the runtime of the algorithm as a function of the circuit size, which enables the 
practical use of the algorithm for significantly larger circuits. Although the time 
complexity of the algorithm is quadratic in the number of deterministically longest path, 
the implementation is still very fast because the path extraction is efficient even for large 
circuits. 






























Figure 2.4: Change in the cumulative probabilities for c7552 depending on the level of 
gate delay correlations. 
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In the experiments we compare the proposed algorithm to the Monte Carlo 
method; the cumulative probabilities of the generated samples in the Monte Carlo method 
are used as the true cumulative probabilities. However, if we take into account the 
accuracy of the Monte Carlo method, the prediction error of the bounding algorithm 
actually becomes smaller. Figure 2.5 shows the cdf bounds from the proposed algorithm 
and the Monte Carlo method. The confidence level of the bounds from the Monte Carlo 
method is 99.7% (for 2000 samples). If we compare the upper bounds for 95th-percentile 
circuit delay, the prediction error of the bounding algorithm is only 1.15%, compared to 
the results of the Monte Carlo simulation. Thus, our bounding algorithm can construct 
very tight cdf bounds while achieving the run-time efficiency. 
 
























Upper Bound (Monte Carlo)




Figure 2.5: Bounds for cumulative probabilities of c7552 from Monte Carlo simulation 
(2000 samples) and the proposed algorithm (N=100). 
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Figure 2.6 illustrates the distinction between the upper bounds for circuit delay 
based on the truncated and pure normal assumptions of variability. The discussion in 
Section 2.1.4 states that the difference of the cumulative probability is substantial when 
the dimensionality is high and the correlation is low. Therefore, the number of the 
extracted paths in this experiment is large (N=1000), and extremely low gate delay 
correlations are assumed, which causes the minimum path-to-path correlation coefficients 
among the first N paths in the benchmark circuit c5315 to be very low (0.45 and 0.79, 
respectively). From Figure 2.6, it can be observed that at high percentiles (e.g., higher 
than the 90th percentile), the difference between the predicted upper bounds of circuit 
delay, by assuming pure or truncated normally distributed variability, is less than 3% for 
both cases.  However, there exists a substantial distinction between the ranges of the 
circuit timing. Here we compare the circuit delay span by computing the difference 
between the 5th and 95th percentile delays. The results shown in Table 2.3 indicate that 
using truncated Gaussian distributions reduces the circuit delay spans by 46% and 19%, 
for min 0.45ρ = and min 0.79ρ = , respectively. As a consequence, the proposed 
technique is able to provide a more accurate timing prediction when the effect of 
truncated normal distributions becomes important. 
 
Table 2.3: The 5%-95% circuit delay span for circuit c5315. 









Normal             min 0.45ρ =  3971 4164 193 
Truncated Normal    min 0.45ρ =  4006 4110 104 
Normal             min 0.79ρ =  3870 4278 408 
Truncated Normal     min 0.79ρ =  3906 4238 332 
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 Normal                  (ρmin=0.45)
 Truncated Normal (ρmin=0.45)
 Normal                  (ρmin=0.79)




Figure 2.6: Lower bounds for the cumulative probabilities of circuit delay for c5315 
based on the normally and truncated normally distributed variations 
(N=1000). 
In the experiments, the number of statically longest paths is fixed (e.g., N=50 or 
100). However, since the number of paths grows exponentially as the size of the circuit 
increases, there may be more paths with delays near the critical path delay for large 
circuits. Therefore, it is appropriate to increase the number of paths taken into account for 
large circuits. For example, when the 3σ  value of the path delay is about 15% of the 
mean, we can choose paths with mean delays higher than 87% (~1/1.15) of the critical 
path delay. This is based on the assumption that it is very unlikely for a path delay to 
exceed its 3σ  value. Besides, when path delays are highly correlated, we can choose 
much fewer paths because path delays vary similarly; in this condition, paths with lower 
mean delays are less likely to have the maximum path delay. 
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2.4 TECHNIQUES FOR DIVERSE CORRELATION MATRICES 
In Section 2.1, we use the probability of the well-structured correlation matrix 
which has identical off-diagonal coefficients as a bound for the sought cumulative 
probability, based on the Slepian’s inequality (Theorem 2.2). Then we use the cumulative 
probabilities of equicoordinate delay vectors (e.g., ( ,..., )Tt t and min min( ,..., )
Tt t ) as the 
bounds. The experimental results indicate that the proposed algorithm provides tight 
bounds for the circuit delay across the ISCAS’85 benchmarks. However, it is possible 
that within the path set 1{ ,..., }ND D there will be two, or more, groups of paths that are 
highly mutually correlated (for example, if these paths are all ‘logic-heavy’ paths) but the 
correlation between the groups of paths will be small. As an example, consider the 
matrices below: 
1 .9 .9 .9 .2
.9 1 .9 .9 .2
.9 .9 1 .9 .2
.9 .9 .9 1 .2













1 .2 .2 .2 .2
.2 1 .2 .2 .2
.2 .2 1 .2 .2
.2 .2 .2 1 .2













In this case, using the matrix minΣ  above may lead to the lower bounds that are 
excessively loose, as illustrated in Figure 2.7. We have explored several ways of reducing 
such conservatism of lower bounds, which results from the large difference in correlation 
coefficients. Distinct from the algorithm in Section 2.2, these techniques need all 
correlation coefficients in addition to the maximum and minimum correlations. Besides, 
since path delays are mostly positively correlated, the assumption of the proposed 
techniques is that correlation coefficients of path delays are nonnegative. 
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Figure 2.7: Equicoordinate cumulative probabilities, ( )iP Z t≤∩ , for correlation 
matrices, Σ  and minΣ . 
Technique 1. If the smallest coefficient of the original correlation matrix 
{ }min minij ijΣ = Σ  is very small, the following transformation can be used to improve the 
quality of the bound. Let q be some small value of the positive correlation coefficient (for 
example, q=0.2). Let C be a subset of { }1,...,N , such that ij qρ <  for all 
i C∈ and j C∉ . We can generate a matrix 'Σ  by setting all the coefficients of Σ that 
are below q to zero, as illustrated in these two matrices: 
1 .9 .9 .2 .2
.9 1 .9 .2 .2
.9 .9 1 .2 .2
.2 .2 .2 1 .8













1 .9 .9 0 0
.9 1 .9 0 0
.9 .9 1 0 0'
0 0 0 1 .8













For jointly Gaussian random variables, zero correlation implies mutual 
independence. Then, from the Slepian’s inequality, we know: 
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= ≤ ⋅ ≤
∩ ∩
∩ ∩  (2.19) 
where CΣ and 'CΣ are correlation matrices for random vectors { : }iZ i C∈ and 
{ : }iZ i C∉ , respectively. Therefore, we can use { } { }'( ) ( )C Ci i
i C i C
P Z t P Z tΣ Σ
∈ ∉
≤ ⋅ ≤∩ ∩ as 
the lower bound for the sought cumulative probability. 
To implement this technique, we need to construct a probability table accounting 












≤∩  (2.20) 
where |C| is the size of the set C, which ranges from 1 to N-1. Note that the correlation 
coefficients in CΣ  may have many distinct values. To reduce the table size, we need 




| | | |
1 1





P Z t P Z tΣ Σ
= =
≤ ≥ ≤∩ ∩  (2.21) 

























which permits reducing the number of data points recorded in the probability table. 
As for the size of the table, consider a fixed number of paths N. The table size 
is( 1)( 1)N L M− + , assuming the correlation coefficient ijρ  increases from 0 to 1 at the 
interval of 1L , and M  is the number of points in t domain. However, the table size can 
be reduced if we use a small value of L (e.g., L=10-20). Additionally, if the value of ijρ  
does not exist in the table, we can use the largest correlation coefficient that is smaller 
than ijρ  because of the monotonic properties in Theorem 2.2. 
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Technique 2. If the smallest coefficient of the original correlation matrix 
min min{ }
ij ijΣ = Σ  is smaller than the majority but is not close to zero, the above 
technique may not be effective enough. Such would be the case if the correlation matrix 
was given by: 
1 .9 .9 .5 .5
.9 1 .9 .5 .5
.9 .9 1 .5 .5
.5 .5 .5 1 .9













In this case, we still can use the monotonic properties of the cumulative 
probability with respect to the correlation coefficients, described by Theorem 2.2, to 
improve the bound. We could use the known probability values for distributions 
characterized by the tabulated correlation matrices to bound the probability for the matrix 
of interest. 
Below we formalize this idea, and describe a constructive procedure for deriving 
better bounds for the probability of a path delay vector with an arbitrary correlation 
matrix. 
Let ( , ),( , )N m qρΣ  be a correlation matrix for a Gaussian random vector, with the off-
diagonal correlation coefficient
   if    
    if     ij
i N m j N m
q i N m j N m
ρ
ρ
⎧ ≤ − ∧ ≤ −⎪⎪= ⎨⎪ > − ∨ > −⎪⎩
. Assume 
that 0qρ > ≥ . 
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m=2. In other words, the region of the higher correlation coefficient ( )ρ  shrinks as m 
increases. 
Let 
( , ),( , )
1












∩ . The values of this function are known 
for a set of pre-characterized tables computed using the Monte-Carlo integration, 
including combinations of ,mρ , and q. 
Since qρ > , from Corollary 1 of Theorem 2.2 we can use ( , , , )P N m N qρ =  as 
the lower bound for ( , , , )P N m qρ . Besides, from Theorem 2.2 we can infer that: 
 1 2 1 2( , , , ) ( , , , )m m P N m q P N m qρ ρ≤ ⇒ ≥ . (2.22) 
Therefore, if the cumulative probability of a correlation matrix can be bounded by 
( , , , )P N m qρ  with m N< , then a tighter lower bound can be obtained to improve the 
conservative bound of ( , , , )P N m N qρ = . This fact is illustrated in Figure 2.8. 
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( , , , )P N m qρ
( , , 0, )P N m qρ =
( , , , )P N m N qρ =
0 m  
Figure 2.8: The lower bound of the cumulative probability can be improved when m < N. 
For a specific correlation matrix Σ , first we can use the Slepian’s inequality to 
find a correlation matrix 'Σ  with a lower cumulative probability, but such that it only 
contains two different values of off-diagonal correlation coefficients. Then, we can use 
the monotonic properties again to find another matrix in the form of ( , ),( , )N m qρΣ , of which 
the probabilities are pre-generated and can be used as a lower bound for 'PΣ , and PΣ . 
Figure 2.9 shows the pseudo code of the described algorithm. 
 
 
Figure 2.9: Algorithm of Technique 2. 
Let Σ  be a correlation matrix, and the maximum and the minimum of the off-diagonal coefficients are 
maxρ  and minρ , respectively. 
1) Choose an appropriate value ρ between maxρ and minρ . Set q= minρ . 
2) Construct a matrix 'Σ . For each off-diagonal coefficient 'ijρ in 'Σ , set
  if  
'







⎧ <⎪⎪= ⎨⎪ ≥⎪⎪⎩
. 
3) Transform 'Σ . 
 
Starting from m = N-1, 
 
a) Switch rows (and corresponding columns for symmetry) of 'Σ  such that 
 'ijρ ρ= : - -, i N m j N mi j∀ ≤ ∧ ≤ . 
b)  Find the smallest m such that the above condition holds. Then, 
{ } { }'
1 1




P Z t P Z t P N m qρΣ Σ
= =
⎡ ⎤ ⎡ ⎤
⎢ ⎥ ⎢ ⎥≤ ≥ ≤ ≥
⎢ ⎥ ⎢ ⎥⎣ ⎦ ⎣ ⎦
∩ ∩ . 
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Example: Let 
1 0.9 0.3 0.9 0.3
0.9 1 0.3 0.9 0.3
0.3 0.3 1 0.3 0.8
0.9 0.9 0.3 1 0.3












; this matrix includes different off-
diagonal correlation coefficients (e.g. 0.3, 0.8, and 0.9). Here we choose 0.6ρ =  for 
the purpose of demonstration, and set ( )min 0.3, 0.8, 0.9 0.3q = = . 
Then we generate a correlation matrix having only two distinct values of 
correlation coefficients: 
1 0.6 0.3 0.6 0.3
0.6 1 0.3 0.6 0.3
0.3 0.3 1 0.3 0.6' { '}
0.6 0.6 0.3 1 0.3




















P Z t P Z tΣ Σ
= =
⎡ ⎤ ⎡ ⎤
⎢ ⎥ ⎢ ⎥≤ ≥ ≤
⎢ ⎥ ⎢ ⎥⎣ ⎦ ⎣ ⎦






















∩ . However, this value 
is not pre-generated because 'Σ  cannot be described by ( , ),( , )N m qρΣ . Therefore, we need 
to transform 'Σ  into a more appealing form so that it is easy to find a lower bound of 
'Σ . 
Now we transform 'Σ  such that 'ijρ ρ=  , : - -i j i N m j N m∀ ≤ ∧ ≤ , and find 
the minimum m. When m=4 and 3, the above condition holds. We can switch the 3rd and 
4th rows (and columns) to make m = 2, and then obtain the matrix 'Σ : 
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1 0.6 0.6 0.3 0.3
0.6 1 0.6 0.3 0.3
0.6 0.6 1 0.3 0.3'
0.3 0.3 0.3 1 0.6













Note that the value of 'PΣ  does not change after this transformation. 
At this step, it is impossible to further reduce m; therefore, the minimum value of 
m is 2. Then we can use ( , , , )P N m qρ  as a lower bound for 'PΣ  because the correlation 
matrix of ( 5, 0.6, 2, 0.3)P N m qρ= = = =  is: 
(6,0.6),(2,0.3)
1 0.6 0.6 0.3 0.3
0.6 1 0.6 0.3 0.3
0.6 0.6 1 0.3 0.3
0.3 0.3 0.3 1 0.3













Comparing 'Σ  and (6,0.6),(2,0.3)Σ we conclude that: 




(5, 0.6,2, 0.3)i i
i i
P Z t P Z t PΣ Σ
= =
⎡ ⎤ ⎡ ⎤
⎢ ⎥ ⎢ ⎥≤ ≥ ≤ ≥
⎢ ⎥ ⎢ ⎥⎣ ⎦ ⎣ ⎦
∩ ∩ . 
Finally, we find a lower bound, (5, 0.6,2,0.3)P of which the cumulative 
probability is in the pre-characterized table. This bound is better than the cumulative 
probability computed by setting all off-diagonal elements to the minimum correlation 
coefficient, i.e., (5,0.6, 5,0.3)P m = . Therefore, this technique permits improving the 
conservative lower bound. 
In this technique, it is important to determine the appropriate value of ρ  because 
it has a great impact on the quality of the lower bound. In the example, we use 
( )max min 2ρ ρ ρ= +  ; however, we can choose any values within min max[ , ]ρ ρ . If most of 
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the correlation coefficients are close to maxρ , we should choose ρ  close to maxρ thus 
avoid the over-conservatism of using a small ρ . 
Another example here quantitatively illustrates the importance of using the 
proposed technique. Consider a correlation matrix 'Σ  with N=20, 0.9ρ = , and q=0.5. 
Apparently, we can use ( , , , ) (20,0.9,20,0.5)P N m q Pρ = as a lower bound. However, if 
'Σ  can be transformed such that the minimum value of m is 10, we have a better lower 
bound: ( , , , ) (20,0.9,10, 0.5)P N m q Pρ = . Figure 2.10 shows the cumulative distribution 
functions of two different values of m, 10 and 20, respectively. These results show that 
this technique is able to provide a better lower bound for the cumulative distribution 
function of the multivariate normal distribution when the correlation coefficients have a 
large span. 
 





























Figure 2.10: Equicoordinate cumulative probabilities of different m values ( ( , , , )P N m qρ , 
where N=20, ρ =0.9, m=10 or 20, and q=0.5). 
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Finally, we need to take into the feasibility of the technique, especially the 
amount of data in the probability table. First, we need to consider the pair ( , )qρ  in the 
algorithm. Suppose the correlation coefficient increases from 0 to 1 at the interval of 1L , 
then we have ( 1) /2L L+  pairs of ( , )qρ . Thus, if we only consider a fixed number of 
paths N, the table contains ( 1)( 1) /2M N L L− +  data points, where M is the number of 
points in t domain. As in Technique 1, a small value of L (e.g., 10-20) can be used to 
prevent the table from taking too much storage space. Additionally, if a specific 
correlation coefficient  (or )qρ does not exist in the table, we can use the largest 
correlation coefficient that is smaller than (or )qρ  because of the monotonic properties 
described in Theorem 2.2. 
2.5 SUMMARY 
This chapter proposes a path-based statistical timing analysis algorithm based on 
a new mathematical formulation. Instead of approximating the cumulative distribution 
function of the circuit, the algorithm computes a tight bound for the circuit delay 
distribution. Based on the theory of majorization, the equicoordinate random vectors are 
used to bound the actual cumulative distribution function, enabling efficient numerical 
evaluation of the cumulative probability. 
Path delay correlations are derived based on a statistical timing model that 
accounts for the die-to-die and the within-die components of variations. This chapter 
shows that the correlations of path delays result from the dependence on the die-to-die 
components, as well as the structure of paths. Taking into account multiple process 
parameters, the proposed statistical timing algorithm can better capture the variability 
resulting from a number of sources. With the scalable path extraction algorithm, the 




Chapter 3: Statistical Static Timing Analysis Based on Incomplete 
Probabilistic Descriptions of Parameters 
The area of statistical static timing analysis has recently made substantial progress 
in terms of algorithmic and modeling advances. Extensions of the basic framework of 
SSTA have been investigated to capture non-linear delay response and non-Gaussian 
parameters [47]-[49]. However, the practical use of SSTA algorithms may be restricted 
because the fundamental assumption of statistical approaches is not always true: 
distributions of parameters may be unavailable. In some cases, only mean, or variance 
can be estimated, but existing approaches cannot handle this kind of information. To 
tackle this problem, this dissertation proposes a modeling strategy of parameter 
uncertainty; the variability of parameters is described by partial probabilistic descriptions 
(i.e., mean and variance), in addition to the interval. Specifically, this dissertation 
proposes analytical techniques and a robust Monte-Carlo sampling method for bounding 
the distributions based on incomplete probabilistic descriptions. A path-based timing 
algorithm implementing the proposed modeling strategy, as well as handling the 
traditional Gaussian variability descriptions, has been developed. The proposed timing 
algorithm can reduce the over-conservatism of the interval-based delay estimates. 
This chapter is organized as follows. Section 3.1 describes the proposed strategy 
of handling partially-specified uncertainty. Section 3.2 presents the statistical timing 
analysis algorithm implementing the developed strategy, and Section 3.3 shows the 
experimental results. Finally, Section 3.4 summarizes this work. 
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3.1 NEED FOR NEW UNCERTAINTY MODEL: PARTIAL PROBABILISTIC 
DESCRIPTIONS OF PARAMETERS 
3.1.1 Limited Availability of Full Characterization Data 
The basic assumption of statistical approaches is that the detailed statistical 
information about parameters is accessible; in practice, this assumption is not always 
valid. Such information may be unavailable due to the limited measurements, or remains 
confidential in consideration of business competitions. Furthermore, the characteristics of 
manufacturing processes may change on a day-to-day or week-to-week basis, which 
poses difficulties for process characterizations. Additionally, it is even more difficult to 
extract variability descriptions of environmental parameters due to the dependence on 
input vectors. Thus, typically the intervals of hard-to-measure parameters are used to 
estimate circuit performance [50]. 
However, in many instances, some but not full probabilistic information is 
available; for example, the mean and, possibly, the variance of process parameters can be 
easily estimated, as compared to the distributions. For environmental parameters, 
although the joint spatial- and time-dependent characterization is virtually impossible 
[51], the variability can be considered separately in spatial and temporal domains. 
Variability in the temporal domain is primarily caused by the input vectors; thus, to 
ensure a robust timing estimate, it is necessary to take into account the entire range of the 
parameters. In contrast, when we consider the spatial domain, not all the circuit nodes 
have identical worst-/best-case values of environmental parameters. To illustrate this, let 
( , )xddV t  denote the power supply voltage of a node that is a function of the spatial 
location and the time, where x denotes the spatial location, and t denotes the time. Then 
the worst-case supply voltage of a node is defined as: 
 for allx x( ) min ( , )  wcdd ddV V t t= . (3.1) 
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If all circuit nodes are assumed to have identical intervals of environmental parameters, it 
may lead to over-pessimistic estimates. If the worst-case voltage drop of each node, 
x( )wcddV , can be estimated, the expected value of x( )
wc
ddV  across the spatial domain (x) 
can be also characterized: 
 [ ] ix x
1





E V V N
=
= ∑  (3.2) 
where N is the number of nodes. In fact, the worst-case voltage drop of each circuit node 
and the expected value in (3.2) can be estimated by power-grid verification techniques 
[52] or Monte Carlo sampling procedures. Thus, it is possible to estimate partial 
probabilistic descriptions (e.g., mean and variance) of process and environmental 
parameters; however, existing statistical timing analysis algorithms cannot utilize this 
kind of incomplete probabilistic information. Thus, in addition to the existing techniques, 
a new way of treating uncertain variables with partial probabilistic information is needed 
to enable practical design under uncertainty. 
3.1.2 Proposed Strategy of Handling Partially-Specified Uncertainty 
This dissertation develops a solution of timing analysis under uncertainty based 
on the principles of probabilistic interval models. The modeling strategy is based on the 
generalization of classical random variables to variables described by families of 
distributions. Conceptually, the most general description of an uncertain variable is an 
interval. Such descriptions form the basis of interval arithmetic and its enhancement in 
terms of affine arithmetic [25], [53]. An interval description does not have the notion of 
probability; therefore it does not permit making statements about which values of the 
variable are more likely. If , the statistical metrics, such as mean and variance, are known 
in addition to the range, the interval methods are incapable of utilizing this additional 
information in computing the arithmetic operations (+, -, *, /, max, min). 
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Probabilistically-enhanced interval analysis is a natural synergy of pure interval 
arithmetic and probabilistic analysis. It permits the use of partial statistic information 
(e.g., range, mean, and variance) to quantify the likelihood of the variable. The estimates 
are guaranteed to be conservative regardless of the precise form of the distribution. For 
the fully specified random variable (e.g., Gaussian), the most general representation is its 
cumulative distribution function. For a partially-specified random variable, the most 
general representation is a bound for the cdf, forming a p-box [26]. 
Following the above philosophy, this dissertation proposes a timing analysis 
algorithm that produces reliable timing estimates even if the characterization data is 
incomplete. Compared to prior work on estimating the probabilistic delay bound for an 
arbitrary PERT network [24], the essential contribution is in handling incomplete 
uncertainty description. Compared to affine methods [54], the developed strategy can 
handle both the interval and probabilistic descriptions formally and consistently, without 
resorting to heuristic assumptions about distributions within the intervals. Additionally, 
the proposed strategy is compatible with the existing SSTA tools, with the capability of 
handling the Gaussian variability and the first-order delay modeling. 
3.2 TIMING ANALYSIS UNDER PARTIAL PROBABILISTIC DESCRIPTIONS 
This section introduces an application of the new probabilistic interval techniques 
to timing analysis. Section 3.2.1 describes the construction of p-boxes for path delays. 
Section 3.2.2 constructs the bound of the circuit delay distribution, and presents a method 
to combine the results of the traditional SSTA with the above derivations. 
3.2.1 Path Delay Computation 
The timing model used in this framework is based on the additive delay model 
containing both the uncertainty due to classical random variables and the newly 
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introduced probabilistic interval variables. The probabilistic interval variables (as 
opposed to random variables) are variables for which only partial statistical metrics, 
mean and variance, are available in addition to the known range, or interval. The delay 
model can be expressed as: 
 , , , ,
1 1
n m
i i i j i j i k i k
j k
d a x b yμ
= =
= + Δ + Δ∑ ∑  (3.3) 
where iμ  is the mean value of the gate delay, ,i jxΔ  is a zero-mean Gaussian random 
variable, and ,i kyΔ  is a zero-mean probabilistic interval variable. The coefficients ai,j 
and bi,k are sensitivities of gate delays, representing the first-order derivatives of delays 
with respect to the variables. 
A concise representation of the gate delay model can be obtained by resorting to 
the matrix form: 
 T Ti i i i i id A X B Yμ= + +  (3.4) 
where the matrices ,1 ,[ ]
T
i i i nA a a= , ,1 ,[ ]
T
i i i mB b b= , ,1 ,[ ]
T
i i i nX x x= Δ Δ  , and 
,1 ,[ ]
T
i i i mY y y= Δ Δ . The variation of parameters can be further decomposed into the 
linear sum of die-to-die ( ),dd ddX Y  and independent within-die components( ), ,,i wd i wdX Y : 
 , ,
T T T T
i i i i wd i dd i i wd i ddd A X A X B Y B Yμ= + + + +  (3.5) 
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i i i wd i ddg A X A X= + , and ,
T T
i i i wd i ddu B Y B Y= + . 
It is convenient to separate the contributions of random delay uncertainty( )RD and 
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∈ ∈
= +∑ ∑ .  
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Computing the path delay distribution when the gate delays are Gaussian is 
straightforward. Therefore, we focus on the delay variation resulting from probabilistic 
interval variables, i.e., jPID . The range of the gate delay variation, iu , is 
 ( ) ( ), , , ,
1 1
| | , | |
m m
i i k i k i k i k
k k
u b y b y
= =
⎡ ⎤
⎢ ⎥∈ Δ Δ
⎢ ⎥⎣ ⎦
∑ ∑  (3.7) 
where ,i kyΔ and ,i kyΔ are the lower and upper bounds of ,i kyΔ , and ,| |i kb  denotes the 
absolute value of ,i kb . Then we can compute the range of 
j
PID . 
Because the mean values of probabilistic interval variables are zero, the mean of 
the path delay is: 
 [ ] ,jPI i jE D i Pμ= ∈∑  (3.8) 
The variance of the path delay can be computed by: 
 { } ,
j j j
j T T
PI i i wd i i dd i
i P i P i P
Var D B B B B
∈ ∈ ∈
⎛ ⎞ ⎛ ⎞⎟ ⎟⎜ ⎜⎟ ⎟⎜ ⎜= Σ + Σ⎟ ⎟⎜ ⎜⎟ ⎟⎜ ⎜⎟ ⎟⎝ ⎠ ⎝ ⎠
∑ ∑ ∑  (3.9) 
where ,i wdΣ  and ddΣ  are the covariance matrices of ,i wdY  and ddY , respectively. Since 
different kinds of parameters are uncorrelated, the covariance matrices are actually 
diagonal matrices, with the diagonal elements equal to the variance of variables. 
While the ultimate objective is to derive the circuit delay distribution, being able 
to describe individual path delay distributions is also essential. Now that the range, the 
mean and the variance of jPID  are known, the challenge is to compute the p-box that 
contains the family of distributions satisfying the given partial statistical information. 
Since we seek a fast analytical solution, we prefer to use an inequality, which is a 
sophisticated generalization of the one-sided Chebyshev inequality [43] and the Cantelli 
inequality [26], [55]. This inequality applies when, in addition to the first two moments 
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of the variable, its range is also known, resulting in a much tighter bound on the cdf. The 
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where μ  denotes the mean, 2σ  denotes the variance, X  is the lower bound, X is the 
upper bound, ( ) ( )y x X X X= − − , ( ) ( )m X X Xμ= − − , and 2 2 2( )s X Xσ= − . 
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(3.11) 
Then we can use (3.10) and (3.11) to compute the bound for the path delay 
distribution. 
The same analytical structure can be used when the mean and variance are known 
only with certain accuracy [56]. First, the maximum of the variance should be used in the 
generalized Chebyshev inequality because it primarily determines the span of the cdf. 
Second, the upper bound of the mean should be used when computing the lower bound of 
the probability using (3.11), because it leads to the worst lower bound of the probability. 
Similarly, the lower bound of the mean should be used in (3.10). 
Having computed the distribution of path delay variation due to probabilistic 
interval variables, now we combine it with the delay variation resulting from Gaussian 
variables. Since parameters of different categories are independent, it means that the 
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delay variations jRD  and 
j
PID  are independent, and the bound for the cdf of the sum 
can be computed by convolution: 
 ( ) ( ) ( )j j jPI RCDF D CDF D f D= ⊗  (3.12) 
where ( )jRf D  is the probability density function of 
j
RD . We use the lower and upper 
bounds of ( )jPICDF D in convolution respectively, and then obtain the bounds of 
( )jCDF D . Finally, we have the bound for the path delay distribution, which enables 
computing the bound of path delay at any percentile. 
3.2.2 Circuit Timing Computation 
In this section a new technique is developed for efficient construction of p-boxes 
on the distribution of circuit delay, i.e., the maximum of all path delays. From (3.6), the 
bound of the circuit delay can be computed by: 
 ( )
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Let ( )1max max ,..., NR R RD D D=  be the term due to random probabilistic 
variability, and the second term ( )1max max ,..., NPI PI PID D D=  be the term due to 
interval-probabilistic variability. In deriving the p-box for circuit delay, we adopt a 
strategy in which the sources of uncertainty described probabilistically are separated from 
interval probabilistic uncertainty. The distribution of maxRD can be computed by the 
statistical timing analysis algorithm based on the first-order delay models (e.g., the 
algorithm described in Chapter 2). Therefore, we concentrate on the computation 
of maxPID . The two terms are then combined to generate the bounds for the circuit delay 
distribution. 
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In constructing the probability box for the circuit delay distribution, ideally, we 
would like to use analytical means as was done in the previous section. The generalized 
Chebyshev inequality can be used to find the bounds on the distribution of maxPID , once 
the mean, the variance, and the range are known. However, for general functions of 
probabilistic interval variables, finding the bounds on the variance is NP-hard [57]. We 
show below that for convex functions the exact bound on the variance can be computed. 
Let us first establish the convexity of the term maxPID . The path delay 
j
PID  is a linear 
and thus convex function of the die-to-die and within-die components of ,i kyΔ . The 
circuit delay is given by 1max max( ,..., )
N
PI PI PID D D=  which is also a convex function of 
probabilistic interval variables [58]. Convexity is essential to our efficient analysis 
strategy, since as the theorem below shows determining the probability bound and 
moments of distributions of convex functions is much easier. 
The proposed strategy is essentially based on the development of the robust 
(guaranteed) approach to Monte Carlo sampling from an unknown distribution. The 
Monte-Carlo simulation is a widely-used technique to solve complex numerical problems 
[59]. It can be used to estimate the timing performance of integrated circuits when the 
distributions are known [16], [17]. Without the full distributional knowledge of the 
parameters, a possible way to perform the simulation is to heuristically generate a variety 
of distributions that correspond to the given partial information. However, this method is 
not mathematically robust because it is impossible to enumerate all possible distributions. 
Besides, the high computational cost accounting for a number of distributions prevents 
this method from practical use. We show that for convex functions the robust Monte 
Carlo simulation can be rigorously and efficiently performed. Compared to the traditional 
approach to Monte-Carlo simulation, the selection of distribution is justified in our 
simulation strategy; only distributions that cause the extreme value of the target function 
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need to be considered. Therefore, this selective strategy is guaranteed to produce a 
bounding distribution, and achieves high efficiency in terms of the run time. Theorem 3.1 
defines the algorithm for such robust Monte Carlo simulation [27]. 
Theorem 3.1: Let { }1,..., Mv v be a set of independent random variables, where 
[ , ]i i iv v v∈ , and [ ]i iE v E=  for i=1 to M. Let 1( ,..., )Mf v v be a non-negative convex 
function of the random variable iv , for i=1 to M. Then, among all possible cdfs of 
{ : 1.. }iv i M=  that correspond to the partial statistical information of the range and the 
mean, the kth moment of the function, [ ]kE y , where 1( ,..., )My f v v= , achieves the 
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. Furthermore, [ ]kE y  achieves the minimum 
when ( ) 1i iP v E= =  [27]. 
Using the above sampling procedure guarantees the bounds of ( )1,..., ME f v v⎡ ⎤⎣ ⎦  
can be estimated. The detailed descriptions and applications of the two-point distribution 
can be found in [27], [60], and [61]. 
Theorem 3.1 effectively reduces the number of possible distributions that must be 
considered in order to find the bound of the moments. Thus, we develop a fast hybrid 
approach, the fast robust Monte Carlo simulation, in which robust Monte Carlo is used to 
get a quick estimate of the moments and then analytical techniques are used for 
establishing bounds. In the fast Monte Carlo simulation, a limited number of random 
samples are drawn following Theorem 3.1. It guarantees that we will get a robust 
estimate of the range of the mean circuit delay. As for the variance of the circuit delay, it 
can also be bounded by the sample variance because the two-point distribution in (3.14) 
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results in the maximum variance of gate delays, thus maximizing the variance of path 
delays and the circuit delay. Therefore, the generalized Chebyshev inequality can be then 
used to compute the bound of the distribution analytically. 
Figure 3.1 describes the algorithm of the fast Monte Carlo simulation. This 
proposed strategy estimates the upper bound of sample mean and sample variance with 
only a limited number of runs. In practice, a few hundred runs are sufficient to generate 
an estimate with reasonable accuracy. This can be verified by considering the standard 
error of the sample mean and the confidence level of the true mean, i.e., the mean of the 
population. From [62], the 99% confidence interval of the true mean ( )μ  for a variable 
X is 2.575 XX Nσ± , where X  is the sample mean, Xσ  is the true standard 
deviation, and N is the number of samples. For example, consider a circuit with 
extremely large span in the delay domain: the 3σ  value of circuit delay is 45% of the 
mean. Then we estimate the confidence level: 
 ( 2.575 0.15 ) 0.99P X Nμ μ− ≤ ⋅ =  (3.15) 
 
 
Figure 3.1: Algorithm for the fast robust Monte Carlo simulation. 
for i = 1…N 
  Generate a sample for each die-to-die component of parameter. 
  for each gate 
    Generate a sample for each within-die component of parameter. 
    Compute gate delay. 
  end 
  Use static timing analysis to compute the circuit delay, Di. 
end 






















Ds , and the range of the circuit delay, use (3.11) to compute the lower bound of the cdf. 
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The error of the sample mean for N = 1000 is less than 1.2% with probability 
equal to 0.99, which has a very limited impact on the result of using the generalized 
Chebyshev inequality. Thus, the accuracy of Monte Carlo for such a sample size is 
acceptable. 
Once the lower bound on the distribution of maxPID  is generated, the overall 
circuit delay distribution can be bounded by combining maxPID  and maxRD . Since these 
two components of delay variation are independent, the distribution of the sum can be 
computed by convolution, similar to (3.12). The lower bound of the cdf is used in the 
convolution because it represents the upper bound of the delay, which is an important 
metric for timing analysis. 
3.3 EXPERIMENTAL RESULTS 
The timing analysis algorithms based on partial description of uncertainty in 
Section 3.2 have been implemented in C++, and have been tested on a set of 
combinational ISCAS ‘85 benchmark circuits. The variability of process parameters (L, 
Vth, and Tox) and the environmental fluctuation (Vdd) can be taken into account. The 
3σ values for process parameters are set at 20% of the mean, with the die-to-die 
component contributing 50% of the total variance. The standard deviation of Vdd is 4% of 
the maximum, the mean is 96% of the maximum, and the range is 84-100% of the 
maximum value. In the experiments, Vth, Tox and Vdd are modeled as probabilistic 
interval variables. The range of Vth and Tox is 80-120% of the mean. Sensitivities of 
parameters are from SPICE simulations for a cell library of BPTM 0.13um technology 
[63]. 
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(a)  Path Delay (normalized to mean)
 


























(b)  Path Delay (normalized to mean)
1.202
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Figure 3.2: The path delay analysis algorithm improves the worst-case delay by 9.0% at 
the 95th percentile: a) delay due to probabilistic interval variables; b) total 
path delay. 
The proposed timing analysis algorithms separately handle the contributions of 
the Gaussian uncertainty and the probabilistic interval uncertainty. Thus, the comparison 
of our algorithms and the worst-case timing analysis, i.e., only using the range (interval) 
of the probabilistic interval uncertainty, should be done in two steps. We first compare 
the bounds of jPID  computed by the proposed algorithm and the interval-based (worst-
case) timing analysis, then compare the bound of the total delay, which is the sum of 
j
PID  and 
j
RD . Note that the sum of the bound from the worst-case timing analysis for 
probabilistic interval uncertainty and jRD  can be computed by simply shifting the cdf of 
j
RD  by the interval-based (worst-case) delay value. A similar comparison is also made 
for the bounds on circuit delay distribution. 
Figure 3.2(a) illustrates the importance of probabilistic interval analysis in path 
delay analysis. The upper bound of the 95th- percentile path delay ( jPID ) from the 
proposed algorithm for the critical path of circuit c6288 is only 8.4% over the mean path 
delay, while the worst-case timing estimate is 16.2% over the mean. Therefore, the 
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proposed path timing analysis algorithm reduces the worst-case timing estimate by 6.7%. 
Similarly, the 95th-percentile total path delay ( j jR PID D+ ) is 20.2% over the mean for the 
proposed algorithm, which is superior to the worst-case delay (32.1% over the mean) in 
Figure 3.2(b). Thus, the proposed strategy improves the worst-case estimate by 9.0% for 
the overall path delay at the 95th percentile. 
For circuit delay distribution, the fast robust Monte Carlo simulation (FRMC) has 
been run on a Sun workstation with 1280 MHz CPU and 8GB memory. We estimated the 
sample mean and the variance using 1000 samples, and then analytically computed the 
lower bound of the cumulative probability. The run time of the fast robust Monte Carlo 
ranges from 12 to 114 seconds. Figure 3.3 shows the circuit delay variation due to 
probabilistic interval variables of circuit c7552, from the proposed statistical strategy and 
the worst-case timing analysis. FRMC is able to provide a superior bound to the worst-
case delay at lower than the 87th percentile. 
 



















Circuit Delay (normalized to lower bound of mean)
Worst-case Delay
 
Figure 3.3: Upper bounds for circuit delay due to probabilistic interval variables for 
circuit c7552. 
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Table 3.1: Upper bounds for total circuit delay at the 90th and 95th percentiles and run 
time of fast robust Monte Carlo simulation. 
Number Fast Robust Monte Carlo Simulation Worst-case Delay  
of 90th Percentile 95th Percentile Run 90th Percentile 95th Percentile Circuit 
Gates Delay (ps) Reduction (%) Delay (ps) Reduction (%) Time (s) Delay (ps) Delay (ps) 
c880 456 2383 5.62 2467 4.97 12 2525 2596 
c1355 605 2264 4.59 2335 4.26 18 2373 2439 
c1908 975 2820 5.56 2919 4.89 26 2986 3069 
c2670 1544 3124 5.65 3232 5.08 38 3311 3405 
c3540 1787 4097 5.49 4237 4.94 52 4335 4457 
c6288 2448 17547 5.28 18081 4.82 87 18526 18996 
c5315 2600 3579 5.49 3703 4.88 79 3787 3893 
c7552 3874 3136 4.88 3236 4.46 114 3297 3387 
 






















Figure 3.4: Upper bounds for the total circuit delay of c7552. 
For the total circuit delay ( maxD ), FRMC improves the estimates from the worst-
case timing analysis by 5.3% and 4.8% across the benchmark circuits, for the 90th and 
95th percentile delays, respectively. Table 3.1 shows the upper bound of the total circuit 
delay at the 90th and 95th percentiles for FRMC, and the worst-case timing analysis. 
Figure 3.4 shows an example of the total circuit delay for the circuit c7552, in which 
FRMC reduces the worst-case delay estimate by 4.5% at the 95th percentile. Indeed, the 
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joint use of SSTA and our statistical technique for probabilistic interval variables is a 
promising synergy, and it can be easily extended to incorporate more circuit parameters, 
to fully assess the impact on timing performance. 
An important feature of the proposed technique is the capability of handling 
skewed distributions. Some environmental parameters are not symmetrically distributed 
(e.g., Vdd); however, the normal assumption implies the distribution is symmetrical to the 
mean, which may cause inaccurate estimation of the circuit delay. Figure 3.5(a) compares 
path delay distributions of two cases with the same interval and variance of Vdd 
uncertainty: the right-skewed Vdd uncertainty and the symmetrical case. Because the 
voltage drop increases gate delays, the right-skewed Vdd uncertainty decreases the upper 
bound of delays, compared to the symmetrical Vdd distribution. From Figure 3.5(b), the 
same trend can be observed in the distribution of the total circuit delay. Thus, our timing 
analysis algorithm can be used to handle asymmetrical distributions (e.g., non-Gaussian), 
and provide a more accurate timing estimate. 
  
Figure 3.5: The right-skewed Vdd distribution decreases bounds: a) path delay; b) circuit 
delay of the symmetrical Vdd distribution. 























(a)  Path Delay (ps)
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(b)  Circuit Delay (ps)
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3.4 SUMMARY 
This chapter develops a set of statistical techniques for estimating path and circuit 
delay distributions. Given partial statistical metrics of the uncertainty, the proposed 
algorithm is able to analytically compute the bounds of the path delay. Besides, a fast 
robust Monte Carlo simulation technique is proposed to assess the impact of the 
uncertainty, and estimate probabilistic bounds for the circuit delay. With the justified 
selection of the distribution used in the simulation, the proposed technique can efficiently 




Chapter 4: Estimation of Leakage Power Dissipation and Parametric 
Yield Based on Realistic Probabilistic Descriptions of Parameters 
The substantial increase of leakage power dissipation is one of the most important 
concerns in recent technology nodes. As device geometries continue to shrink, power 
supply voltage also scales to contain the increase of power dissipation. Scaling of supply 
voltage, however, also necessitates the reduction of threshold voltage to improve the gate 
delay performance, thus resulting in the rapid growth of subthreshold leakage current 
[64]. Meanwhile, scaling of the vertical dimension of transistors also increases the gate 
tunneling leakage current; in the nanometer regime the gate tunneling leakage through the 
insulating oxide layer becomes comparable to the subthreshold leakage current [64], [65]. 
Because both gate and subthreshold leakage are extremely sensitive to variability of 
process and environmental parameters, quantifying the impact of variability on leakage is 
important for circuit designers. 
Parametric yield, which is the percentage of the manufactured chips meeting the 
performance constraints, is traditionally determined by circuit timing. Nowadays the 
tremendous growth of leakage power also becomes a limiting factor. Techniques for joint 
timing- and power-limited parametric yield estimation [38], [66], [67] relied on the fact 
that yield is limited both by leakage power consumption and chip frequency. Leakage 
power usually exhibits inverse correlations with chip frequency: slow dies have low 
leakage, while fast dies have high leakage. Several papers separately studied the 
statistical leakage estimation problem. A gate-level full-chip leakage analysis algorithm 
taking into account spatial correlations of within-die process variations was proposed in 
[39]. A probabilistic approach was proposed to estimate subthreshold leakage distribution 
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accounting for within-die and die-to-die variations of process parameters, temperature, 
and supply voltage [68]. All the above techniques, however, rely on idealized 
assumptions about variability of process and environmental parameters. 
The practical application of statistical approaches has to account for the limited 
availability of parameter distribution. Chapter 3 considers this limitation imposed on 
timing analysis, and proposes a robust strategy for handling partial probabilistic 
information. This chapter copes with the similar problem in the context of statistical 
leakage power analysis and yield estimation. First we discuss several practical concerns 
about existing leakage estimation approaches, and describe the mathematical basis to 
address these concerns. We then propose a robust algorithm for the estimation of leakage 
and parametric yield to handle full and partial probabilistic descriptions of parameters. 
Experimental results show that the proposed algorithm permits reducing the over-
conservatism of traditionally formulated worst-case analysis. 
This chapter is organized as follows. Section 4.1 investigates several practical 
issues on leakage estimation, and Section 4.2 presents the mathematical formulation of 
probabilistic interval methods. Section 4.3 describes the full-chip leakage modeling and 
yield estimation, and Section 4.4 shows the experimental results. Finally, Section 4.5 
summarizes this work. 
4.1 PRACTICAL CONCERNS ON LEAKAGE ESTIMATION 
4.1.1 Simplified Modeling of Leakage 
An important concern for statistical leakage analysis algorithms is the reliance on 
idealized models of the leakage power dissipation. Working with idealized models often 
requires adopting unreasonable assumptions about the dependence on process parameters. 
In the literature, an empirical model of the following form was found to accurately model 
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leakage dependence on the key process parameters that are subject to substantial 
variability [69]. 
 2 11 2 3 4 5exp[ ]sub o ox oxI I W a a L a L a T a T
−= + + + +  (4.1) 
where L is the effective channel length, and Tox is the oxide thickness. Then, in order to 
handle the leakage current using analytical expressions, the distribution of Isub is 
approximated as a log-normal distribution. It means that (4.1) is simplified into: 
 1 2exp[ ]sub nom oxI I W b L b T= Δ + Δ  (4.2) 
where Inom is the nominal value of the subthreshold leakage current. 
Given that the die-to-die variation of L is significant, and because of the 
exponential effect that an approximation will have on the result, this transformation may 
not be acceptable. The cost of not performing such a transformation is that Isub is not 
characterized by a lognormal distribution, which poses difficulties for existing leakage 
analysis methods. We will solve this problem by adopting self-verifying robust methods 
of estimation. Besides, the current process technology is well-controlled; the outlier of 
parameters is unlikely to exist in fabricated chips. Therefore, truncated distributions are 
more appropriate to represent process variability because it avoids the erroneous 
estimation resulting from the infinite tails of Gaussian variables. 
4.1.2 Idealized Modeling of Process Parameters 
In some cases, the real-life distributions of parameters may exhibit non-Gaussian, 
mixture [70], or multi-modal behavior, i.e., the probability density function has multiple 
peaks. Algorithms based on parametric techniques are notoriously poor at handling these 
distributions; the distributions can only be approximated as parametric distributions (e.g., 
normal) for convenient manipulations. However, the robust estimation framework can 
naturally handle a variety of distributions including non-Gaussian, mixture, and multi-
modal variables, which will be demonstrated in Section 4.2. 
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An extreme case for the mixture distribution is when a fabless company works 
with two or more foundries in manufacturing a design. The design must be robust under 
distinct fab-specific parameter distributions. The formal statistical model to analyze this 
case is finite mixture distribution. Suppose chips are fabricated by n (e.g., n=2) fabs. The 
probability density function of the effective channel length, f (L), can be computed by: 






f L f L F p F
=
= ⋅∑  (4.3) 
where ( )ip F  is the probability that a chip is fabricated in fab i, and ( | )if L F  is the 
conditional probability density function for fab i. The mean ( )μ  and variance 2( )σ  of 
the mixture distribution can be computed by: 
 ( ) ( )( )2 2 2 2
1 1
       
n n
i i i i i
i i
p F p Fμ μ σ μ σ μ
= =
= = + −∑ ∑  (4.4) 
where iμ  and 
2
iσ  are the mean and variance of L from fab i. 
Figure 4.1 shows the mixture of the effective channel length distributions due to 
statistically distinct populations, assuming each foundry contributes half of the 
manufactured chips. For the purpose of demonstration, process variability of each 
foundry follows the normal distribution. From Figure 4.1, approximating the mixture 
distribution as a single normal distribution causes inaccurate modeling of channel length 
variations, which overestimates the subthreshold leakage of a transistor by 13% and 48%, 
at the 95th and 99th percentile, respectively. In this example, although it is possible to use 
parametric techniques to separately estimate the leakage distribution for each foundry and 
then compute the distribution of all chips, the need for multiple estimations of leakage 
distribution would be cumbersome. In contrast, the proposed robust estimation strategy 
permits conveniently handling the mixture distribution, in a single flow of leakage 
analysis. Besides, some process parameters may follow non-Gaussian distributions, e.g., 
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via resistance [71]. If non-Gaussian process parameters are taken into account, 
approximation is inevitably required for parametric techniques to manipulate non-
Gaussian variables. Thus, this example points out the limitation of the analytical 
approaches based on parametric techniques and the idealized assumptions about 
parameter variability. 
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Figure 4.1: Approximating uncertainty as a Gaussian variable may lead to a large error in 
leakage estimation: a) channel length distribution; and, b) subthreshold 
leakage distribution. 
4.1.3 Strategy of Handling Limited Probabilistic Descriptions 
Taking into account all the concerns described above, in this chapter we address 
the limitations of the existing methods by introducing a new mathematical formulation 
that enables robust prediction of timing- and power-limited parametric yield. The 
fundamental theory behind the work is probabilistic interval analysis that extends the 
representation of a random variable to a family of distributions, i.e., bounds for 
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cumulative distribution functions, and thus can work with a wider class of uncertainty 
models. This strategy of handling the partially-specified uncertainty has been applied to 
timing analysis, as described in Chapter 3. It effectively reduces the over-conservatism of 
the interval-based prediction. In this chapter, we further exploit other advances in 
probabilistic interval analysis for convenient and robust manipulations of partially-
specified random variables. 
 The proposed algorithm is based on non-parametric robust statistics, which 
permits using statistical metrics (e.g., the mean and variance) to describe the partially-
specified environmental fluctuation in chips. Arithmetic operations based on linear 
programming [40] are used to compute probabilistic bounds for functions of random 
variables. This strategy, along with realistic modeling of process variability, is able to 
assess the impact of process and environmental variations on leakage dissipation and 
parametric yield. To evaluate the effectiveness of the proposed estimation approach, we 
compare the leakage estimates that are based on the partial probabilistic descriptions, 
with those based on the interval information. The experiments compare the chip-level 
parametric yield and leakage dissipation estimated based on: 1) fully-specified process 
parameters and partial probabilistic descriptions of environmental parameters, and 2) 
fully-specified process parameters and intervals of environmental parameters. The results 
indicate that through the application of the proposed algorithm the conservatism is 
reduced by 5-13% for the total leakage dissipation at the 99th percentile across frequency 
bins. Thus, the proposed algorithm can utilize the partial probabilistic descriptions to 
effectively reduce the conservatism caused by interval-based analysis. 
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4.2 PRINCIPLES OF ROBUST COMPUTATION OF RANDOM VARIABLES 
This section presents a formal description of the robust estimation procedure. Its 
purpose is to enable reliable and assumption-free generation of distributions of functions 
of random variables. The adopted framework can be seen as a probabilistic interval 
method. It supplements the estimates of intervals and affine methods with the partial 
probabilistic information enabling a new type of analysis. The framework requires the 
development of two distinct sets of mathematical tools for robust representation of 
random variables, and robust operations with random variables. 
4.2.1 Robust Representations of Random Variables 
In a robust estimation framework, we need an appropriate representation of 
uncertainty. A general representation for a random variable is a p-box [26]. 
Definition: F and F  are non-decreasing functions from ℜ  into [0, 1], and 
( ) ( ),F x F x x≤ ∀ ∈ ℜ . A p-box, denoted by [ , ]F F , is defined as a set of imprecisely 
known cumulative distribution functions, ( ) ( )F x P X x= ≤ , where 
( ) ( ) ( ),F x F x F x x≤ ≤ ∀ ∈ ℜ  [26]. 
A p-box represents upper and lower bounds for the cumulative distribution 
function of a random variable. It is a basic notion for the robust computation, and can be 
used to robustly describe a random variable. Because the p-box representation is 
parametric-free, it can be used to describe a variety of distributions including the non-
Gaussian, multi-modal, and mixture distributions. For instance, given the cumulative 
distribution function (i.e., the full probabilistic description) of a random variable, F(x), 
we can sample it at a series of non-decreasing values, xi, where 0( ) 0F x =  and 
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 (4.5) 
Figure 4.2 illustrate the construction of the p-box. Thus, the p-box representation 
allows us to incorporate realistic distributions of process variability into the estimation 
framework, instead of resorting to the idealized assumption of parameters. 
Another useful description of uncertainty is in terms of intervals with partial 
probabilistic information. In addition to the ranges, often limited information, such as the 
mean or the variance, is available. In this situation, it seems wasteful not to use this 
partial information. From Section 4.1, these statistical metrics of environmental 
parameters can be estimated during the early design phase; therefore, the environmental 
parameters are modeled as probabilistic intervals in our framework. 
The probabilistic interval description needs to be converted into a p-box 
representation for further manipulations. This is done using a sophisticated generalization 
of the one-sided Chebyshev inequality [43] and Cantelli inequality [26], [55] which 
enables computing bounds of the cumulative probability. Basically the Cantelli inequality 
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gives bounds for the cumulative probability of a non-negative random variable X with 
meanμ  and variance 2σ . The upper bound of the probability is: 
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 (4.7) 
This set of inequalities provides a p-box based on the mean, variance, and the 
lower bound (0). It can be generalized to handle real-valued random variables, and be 
combined with one-sided Chebyshev inequality [26]. Then it can compute the p-box if 
the mean, variance, and the interval of a random variable are known. This set of 
inequalities are introduced in (3.10) and (3.11). For convenience, we describe these 
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P X x m my s y X x
μ σ μ σ μ
μ σ μ σ μ μ σ μ
μ σ μ
≤ = <
≤ ≤ + − ≤ < + −
≤ ≤ + − + − ≤ < + −
≤ ≤ − − + − + − ≤
(4.8) 
where μ  denotes the mean, 2σ  denotes the variance, X  is the lower bound, X  is 
the upper bound, ( ) ( )y x X X X= − − , ( ) ( )m X X Xμ= − − , and 
2 2 2( )s X Xσ= − .  Similarly, the lower bound of the cumulative probability is: 
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Figure 4.3: The knowledge of range, mean and variance permits constructing a p-box for 
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 (4.9) 
For example, when the partial probabilistic description of the supply voltage is 
available, its p-box can be constructed by (4.8) and (4.9). Figure 4.3 shows an example: 
the mean and the variance values of the variable are -0.05 and (0.03)2, respectively. 
Besides, the upper and lower bounds for the variable are 0.0 and -0.10. This p-box in fact 
represents all distributions with the same mean, variance, and range, and it permits 
estimating the uncertainty at any confidence level. For example, in Figure 4.3 when the 
cumulative probability is 0.50, the right-side p-box falls at  -0.02V, which means at least 
50% of the samples have ddVΔ  less than or equal to -0.02V, i.e., 
( 0.02V) 0.50ddP VΔ ≤− ≥ . Thus, we can easily estimate the percentage of the samples 
meeting a specific requirement using p-boxes. Compared to interval-based analysis, in 
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which only lower and upper bounds are specified, analysis approaches based on 
probabilistic intervals and p-boxes can utilize the partial probabilistic descriptions, and 
provide less conservative estimates. 
The p-box representations described above are useful for describing process and 
environmental parameters. The robust estimation framework seeks to perform numerical 
operations on the p-box descriptions of variables, and provides guaranteed computational 
results (e.g., total leakage dissipation) that are also described by p-boxes. In order to 
implement computation with p-boxes, an intermediate and numerically tractable 
representation is needed during robust computations. This is based on the notion of self-
validating histograms [40]. 
Definition: A self-validating histogram of a random variable X is: 
,  ,i i i i
i
X X X X X⎡ ⎤= = ⎢ ⎥⎣ ⎦∪ . 
( )i iP X X p∈ =  for all i, and 1i
i
p =∑  
where Xi is an interval associated with the probability pi. 
This histogram representation describes a random variable as a set of intervals 
associated with probabilities, as in Figure 4.4. As a two-valued histogram, in which lower 
and upper endpoints of the intervals are recorded, the histogram is self-validating because 
it is able to keep track of the accuracy (error) of the computed quantities [72]. Besides, 
the intervals, iX , may overlap, which provides great flexibility of describing random 
variables. Before numerical computations of p-boxes, we need to transform p-boxes into 
histograms [73], which will be clear in Section 4.2.2. This transformation requires two 
phases: first, the p-box needs to be conservatively discretized as in Figure 4.3, which 
means that the discretized p-box forms an envelope of the original p-box. The 
discretization can be done with arbitrary granularity depending on the required accuracy. 
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Then the discretized p-box is transformed into the two-valued histogram, as shown in 
Figure 4.5. Having transformed random variables into the self-validating histograms, we 













































Figure 4.5: Transformation of a discretized p-box into a histogram representation. 
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4.2.2 Robust Operations on Variables 
Various arithmetic operations can be performed on variables described by self-
validating histograms, establishing the general probabilistic arithmetic, which permits 
computing the p-box for functions of random variables. In this section, we demonstrate 
the arithmetic operations on single, and multiple random variables described by self-
validating histograms. 
First we describe how to evaluate functions of a random variable X, given the 
histogram representation. This computation can be done by creating a table including all 
intervals, as in Figure 4.6. For each interval of X, we compute upper and lower bounds of 
the function ( )Z f X=  when [ , ]i iX X X∈ . The bounds are: 
 ( ) ( )min [ , ] , max [ , ]i i i i i iZ f X X X Z f X X X= ∈ = ∈  (4.10) 
where iZ and iZ  denotes the lower and upper bounds of the function, respectively,  
when [ , ]i iX X X∈ . 
In the constructed probability table, the probability of the derived interval 
( )[ , ]i iZ Z Z∈ is equal to the probability of the original interval, i.e., 
( [ , ]) ( [ , ])i i i iP Z Z Z P X X X∈ = ∈ . Then a histogram of ( )Z f X=  can be constructed. 
The final step is to compute the p-box of Z. The cumulative probability of the function at 
a specific value z, ( )P Z z≤ , is bounded by: 
 
 
[ , ] [ , ],  ( [ , ])i i i i i i iX X X Z Z Z p P Z Z Z∈ ∈ = ∈
X Z = f(X)
 









P Z z p i Z z
P Z z p i Z z
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That is, when computing the upper bound of ( )P Z z≤ , the intervals with the 
lower bound iZ  no larger than z need to be considered. In the histogram representation, 
the probability mass of an interval is specified, i.e., ( [ , ])i i ip P Z Z Z= ∈ ; however, how 
the probability mass is distributed within the interval is not constrained. When the 
probability mass pi of an interval entirely falls at the lower bound of the interval iZ , i.e., 
( )i ip P Z Z= = , it results in the largest increase in the cdf, which determines the upper 
bound of the cdf. Similarly, the lower bound of the cdf can be determined when the 
probability falls at the upper bound of the interval. As a result, we can use (4.11) to 
compute the p-box of f(X). Besides, the bounds for statistical metrics can be also 
computed from the histogram representation. For instance, the bounds for the expected 
value of Z are given by: 
 [ ]  ,  [ ]i i i ii iE Z p Z E Z p Z= =∑ ∑  (4.12) 
where [ ]E Z  and [ ]E Z  denote the lower and upper bounds for [ ]E Z . 
For operations on multiple variables, the computation of p-boxes is an 
optimization problem because the distribution of the result depends on the correlation of 
variables. The operation of multiple random variables described by histograms requires 
solving a linear optimization problem [40]. We briefly describe how to compute the 
probabilistic bound for a function of two variables, X and Y, with unknown dependency. 
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Figure 4.7: Probability table for a function of multiple random variables. 
First a discrete two-dimensional table is constructed to include all combinations 
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max , , , .
ij i i j j
ij i i j j
Z f X X X Y Y Y
Z f X X X Y Y Y
⎡ ⎤⎡ ⎤= ∈ ∈ ⎢ ⎥⎢ ⎥⎣ ⎦ ⎣ ⎦
⎡ ⎤⎡ ⎤= ∈ ∈ ⎢ ⎥⎢ ⎥⎣ ⎦ ⎣ ⎦
 (4.13) 
Then we assign a variable, ijp , as the probability mass of the cell. It represents 
the probability that the variable Z falls within the interval [ , ]ij ijZ Z : 
 ( [ , ])ij ij ijp P Z Z Z= ∈  (4.14) 
The constructed table is shown in Figure 4.7. Similar to (4.11), the cumulative 






  , :
   , :
ij iji j
ij iji j
P Z z p i j Z z
P Z z p i j Z z
≤ ≤ ∀ ≤




The expressions in (4.15) can be used as the objective functions of the 
optimization problem. Now we describe the constraints of the problem. First the cell 
probability should be nonnegative. Second, the sum of probabilities of cells in the same 
row (column) should be equal to the marginal probability of X (Y). Suppose we consider 
the ith row in the probability table, the cells in this row includes all intervals of Y. Thus, 







i i j jj
i i
p
P X X X Y Y Y
P X X X
⎡ ⎤⎡ ⎤= ∈ ∈ ⎢ ⎥⎢ ⎥⎣ ⎦ ⎣ ⎦
⎡ ⎤= ∈ ⎢ ⎥⎣ ⎦
∑
∑  (4.16) 
For each row and column in the probability table we can derive a constraint for 
the variable, pij. The p-box of the multivariate function can be then computed by solving 
the optimization problems below for distinct values of z. 
(i) The upper bound of the cumulative probability: 
 
,
max      , :ij iji j p i j Z z∀ ≤∑  (4.17) 
(ii) The lower bound of the cumulative probability: 
 
,
min      , :ij iji j p i j Z z∀ ≤∑  (4.18) 
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∑  (4.19) 
Since the objective function and all constraints are linear functions of the cell 
probability, pij, the optimization problem is a linear programming problem that can be 
solved efficiently. Besides, this probabilistic arithmetic can be extended to handle 
multiple variables by manipulating a multi-dimensional probability table. Consequently, 
we are able to compute the p-box of any arbitrary function of variables described by the 
histogram representations. 
The complexity of the above p-box computation based on linear programming is 
determined by several parameters of the problem, including the number of intervals in a 
histogram, and the number of the observed points in the Z domain. If the histograms of X 
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and Y both include N intervals, then there exist N rows and N columns in the probability 
table, resulting in 2N linear constraints (the nonnegative constraints of cell probabilities 
are not included). Suppose the optimization problem is solved using the interior-point 
method [58], the bound for computation complexity is ( )3.5O n L , where n is the number 
of inequalities (constraints), and L is the number of bits in the binary representation for 
expressing variables [76]. Thus, the optimization problem can be solved in polynomial 
time of the number of intervals in the histogram, i.e., N. If we compute the p-box at M 
points in the Z domain, then the bound for the complexity is ( )3.5O MN L . 
The robust computation described above requires solving linear optimization 
problems to compute p-boxes of the computation result. A special case for operations on 
random variables is that variables are mutually independent. In this situation, the result of 
arithmetic operations can be efficiently evaluated without solving the optimization 
problem. For example, if we consider two independent random variables X and Y, the 
joint table is a two-dimensional grid, in which the probability of the entries is generated 
by: 
 ( , ) ( ) ( )i j i jP X X Y Y P X X P Y Y∈ ∈ = ∈ ∈  (4.20) 
Once the associated probability of each cell is computed, we are able to construct 
the histogram of any function of probabilistic interval variables. With the histogram, the 
probability bound can be evaluated using (4.15). 
4.3 ROBUST ESTIMATION OF CHIP LEAKAGE POWER AND PARAMETRIC YIELD 
Reliable estimation of chip leakage power and parametric yield is extremely 
important for chip designers. The two-sided squeeze on yield means that yield estimation 
essentially requires reliable frequency and leakage prediction. We apply the robust 
estimation framework developed above to the problem of reliably evaluating the chip-
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level leakage power and parametric yield. Since the input of the chip-level problem is 
relatively small, the computational cost is not a concern. All factors that affect the 
robustness of leakage estimation, described in Section 4.1, are included in the analysis. 
Frequency binning is a commonly used scheme for yield estimation [38], [75]. 
First the manufactured chips are classified into groups (bins) according to the maximum 
allowable operating frequency.  Because of the correlation between leakage and 
frequency, distinct characteristics of leakage power dissipation can be observed across 
bins. Thus, yield estimation is done for individual bins. Frequency binning is convenient 
for yield estimation because the binning itself has resolved the problem of computing 
timing-limited yield. For chips in the same bin, we only need to consider the variability in 
power. Thus, this work also follows the frequency binning scheme; we estimate the 
power-limited yield for chips in each bin, and then compute the leakage power 
distribution for all chips. 
4.3.1 Parametric Yield Estimation for Frequency-Binning Scheme 
Prior work has shown that the chip frequency is largely determined by the die-to-
die channel length variation [38]. Thus, for a specific frequency bin, we can assume that 
the die-to-die channel length variation is a fixed value, which simplifies the derivation. 
The variability of three process parameters is considered in our analysis: effective 
channel length (L), threshold voltage (Vth), and oxide thickness (Tox). The subthreshold 
leakage current models adopted here, describes it as an exponential function of the 
effective channel length, subthreshold voltage, and power supply voltage (Vdd). The 
dependency to on-chip temperature (T) is super-linear [74]; however, the leakage can be 
well approximated as an exponential function according to SPICE simulations. Therefore, 
similar to prior work [38], [68], the subthreshold leakage current of a unit-width 
transistor, is modeled as: 
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 ( )2, expsub sub nom th ddI I a L b L c V d V e T= Δ + Δ + Δ + Δ + Δ  (4.21) 
where ,sub nomI  is the nominal value of the subthreshold leakage current. This model can 
effectively describe the quadratic dependency of the exponent on L variability. 
The variability of process parameters can be then decomposed as the sum of the 







( ) exp( )
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exp ( ) ( )
sub sub nom g g th g
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dd
I i I a L b L c V
a L i a L b L i c V i
d V i e T i
= Δ + Δ + Δ
× Δ + Δ + Δ + Δ
× Δ + Δ
 (4.22) 
where ( ),( ), ( )l th lL i V iΔ Δ and ,( , )g th gL VΔ Δ denote within-die (local) and die-to-die 
(global) components. For environmental parameter we focus on the within-die 
components of variation because the die-to-die variation is typically negligible. 
Now we can compute the cumulative probability of Isub. In this framework, 
environmental fluctuations (Vdd and T) are represented by probabilistic intervals, 
described in Section 4.2.1. For the purpose of demonstration, process variability (L and 
Vth) is modeled as a truncated Gaussian variable; however, our robust estimation is able 
to handle various distributions because fully specified uncertainty can be described by the 
p-box representation. 
The variability due to distinct categories of parameters is assumed to be 
independent, as in the previous work [38], [66]. We can then construct a 
multidimensional table for Isub using (4.20), and then compute the interval and the 
probability for each cell. Since Isub is a monotonic function of all the parameters of 
interest, its range can be efficiently computed by considering the combinations of 
endpoints for parameters within each cell. Finally, we obtain a histogram representation 
of Isub. The p-box representation can be then computed using (4.11). 
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The total subthreshold leakage can be computed by summing up the contribution 
of all transistors on the chip: 
 
[ ][ ]2, , ,
2
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g g th g
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a L b L c V
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∑
(4.23) 
where Wi denotes the equivalent device width accounting for complex gates and stack 
effects [64] of leakage. Because all transistors share the die-to-die component of 
variation, we can assess the impact of the within-die variation first. Assuming the within-
die variability of a specific parameter for all devices is independently and identically 
distributed, and the based on the Central Limit Theorem [43] we can approximate the 
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g g th g
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× Δ + Δ + Δ
∑
 (4.24) 
where ( )( )2 ,exp 2sub l g l th l ddE a L a L b L c V d V e Tλ ⎡ ⎤= Δ + Δ + Δ + Δ + Δ + Δ⎢ ⎥⎣ ⎦ . The 
computation of the within-die factor subλ  can be done by creating a multidimensional 
probability table and a histogram, which accounts for the uncertainty of 
( ),, , ,l th l ddL V V TΔ Δ Δ Δ . The lower (upper) bound for the mean of the histogram 
representation can be computed using (4.12). Thus, we can obtain the bounds of subλ . 
In a chip-level analysis, the impact of environmental parameters can be evaluated 
using the statistical metrics (e.g., mean and variance) across the entire chip. If the 
statistical metrics of individual blocks in the chip design are available, our robust 
estimation framework can utilize these block-specific descriptions, and provide accurate 
leakage estimates. For example, a chip design based on the voltage island paradigm [77] 
may have distinct profiles of environmental parameters for blocks. Suppose the block-
level statistical metrics of environmental parameters are available, our robust estimation 
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framework is able to evaluate sub iiWλ ∑  for each block, and sum up this term for all 
blocks on the chip. After evaluating the within-die factor and the equivalent width in 
(4.24), we can then construct a histogram for ,th gVΔ , compute the histogram of ,sub totalI , 
and obtain the p-box of the total subthreshold leakage current. 
Similarly, we can compute bounds on the within-die gate tunneling leakage 
distribution over Tox and Vdd. The total gate tunneling leakage current is expressed as: 
 , , , ,exp( ) exp( )gate total gate nom ox g ox l dd iiI I h T E h T k V W⎡ ⎤≈ Δ Δ + Δ⎣ ⎦∑  (4.25) 
The above model describes the dependency of gate leakage on Tox and Vdd, and 
insensitivity to the on-chip temperature [78]. 
The final step of parametric yield evaluation is to find the distribution of the total 
leakage current which is the sum of the gate tunneling and subthreshold leakage sources. 
The previous method [38] has assumed independence of subthreshold and gate leakage 
power. In our model, however, these sources of leakage power are correlated due to the 
dependency on the power supply voltage. As a result, the probability of the sum cannot 
be computed by convolution of individual probability density functions; this sum of 
leakage currents must be computed by the probabilistic arithmetic described in Section 
4.2.2, which can handle correlated random variables. 
For every fixed value of the die-to-die channel length variation ( )gLΔ , we use 
the abovementioned algorithm to compute the p-box of the leakage current. Then for each 
frequency bin, we have the probabilistic bounds of leakage dissipation; also, given a 
specific power limit, we can compute the bounds for the parametric yield of the bin. 
4.3.2 Leakage Power Dissipation of Entire Population 
To compute the leakage distribution of all chips, we need to take into account 
chips across all frequency bins. Thus, the die-to-die channel length gLΔ  is no longer a 
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fixed value; it should be described by a histogram representation. Suppose the full 
probabilistic description of gLΔ  is available, we can construct a histogram for gLΔ  in 
which all intervals are disjoint. 
 
, and,
, ( ), ( ) .
g g jj
g j g g
L L
L L j L j
Δ = ∪Δ
⎡ ⎤Δ = Δ Δ⎢ ⎥⎣ ⎦
 (4.26) 
where ( )gL jΔ  and ( )gL jΔ  are endpoints of the j-th interval, ,g jLΔ , of the histogram. 
For each interval ( ,g jLΔ ), we use the robust leakage algorithm to compute the 
histogram representing the total leakage dissipation. The only difference is that ,g jLΔ  is 
an interval when computing the subthreshold gate leakage current. After we obtain the 
histogram representing the total leakage current for each interval, the cumulative 
probability of the leakage dissipation for all intervals can be computed by: 
 
( )
( ) ( )| ( ), ( ) ( ), ( )
total
total g g g g g gj
P I i
P I i L L j L j P L L j L j
≤
⎡ ⎤⎡ ⎤ ⎡ ⎤= ≤ Δ ∈ Δ Δ × Δ ∈ Δ Δ⎢ ⎥⎢ ⎥ ⎢ ⎥⎣ ⎦ ⎣ ⎦⎣ ⎦∑
(4.27) 
This is based on that all intervals of gLΔ  are disjoint. Finally, the p-box of the 
leakage distribution for all chips can be computed. 
4.4 EXPERIMENTAL RESULTS 
The robust nature of the proposed strategy allows us to compute bounds for the 
cumulative probability of the leakage current, instead of an approximated value. Since 
our primary objective is to estimate the guaranteed chip leakage dissipation and 
parametric yield, we focus on the lower bound of the cumulative probability, i.e., the 
upper bound of the leakage power at any percentile. Thus, only the right-side p-box is 
shown in the figures. In the experiments, coefficients of parameters in subthreshold and 
gate leakage modeling are obtained from SPICE simulations for devices of PTM 70nm 
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technology [63], [79]. The 3σ values of L, Vth, and Tox parameters are 20%, 10%, and 8% 
of the nominal values, respectively, with 50% of the variance contributed by the die-to-
die components. Modeled as fully-specified random variables, these process parameters 
follow truncated Gaussian distribution, with the truncation occurring at μ±3σ values. 
Besides, distinct categories of parameters (e.g., L and Vth) are assumed to be mutually 
independent. The target chip is divided into 16 blocks with distinct ranges of 
environmental parameters; the maximum voltage drop is about 10-12% of the nominal 
value, and the standard deviation is about 3%. The range of on-chip temperature spans 
about 20°C, with the standard deviation about 3°C. 
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Figure 4.8: Total subthreshold leakage considering process variability (L and Vth) and Vdd 
uncertainty ( 0gLΔ = ). 
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To evaluate the effectiveness of the proposed strategy, in the experiments the 
chip-level parametric yield and leakage are estimated based on: 1) fully-specified process 
parameters and limited probabilistic descriptions of environmental parameters, and 2) 
fully-specified process parameters and intervals of partially-specified environmental 
parameters. In other words, we assess the improvement of using p-boxes over intervals 
for partially-specified parameters. 
In Figure 4.8 we show the estimated subthreshold leakage dissipation for a 
specific bin, which illustrates the importance of using robust modeling for power supply 
voltage. We compute the lower bound for the cdf of the subthreshold leakage for a 
frequency bin, in which chips have zero inter-chip channel length variation( 0)gLΔ = . 
We also compute the probabilistic bounds assuming Vdd are described by intervals, or 
fixed values. The intervals of Vdd and average Vdd value of blocks are used. From the 
experiments the robust estimation strategy predicts that the total subthreshold leakage is 
1.32X of the nominal value at the 99th percentile, which means in this specific frequency 
bin at least 99% of the samples have leakage current no larger than 1.32X of the nominal 
case, i.e., , , ,( 1.32 ) 0.99sub total sub total nomP I I≤ ≥ . In contrast, the leakage estimates based 
on the maximum Vdd is 1.42X at the 99th percentile. Thus, the robust strategy improves 
the conservatism of the leakage estimate by 7.0%, compared to using the maximum Vdd. 
Similarly, the robust strategy reduces the conservatism of the total tunneling leakage 
consumption by 15.5% at the 99th percentile (Figure 4.9). Consequently, the robust 
method can utilize the partial probabilistic descriptions to enhance pure interval analysis 
of environmental parameters. Besides, Figure 4.8 illustrates that it is inappropriate to use 
the average value of power supply voltage because it predicts a lower estimate of leakage 
consumption, thus results in an over-optimistic prediction of the parametric yield. 
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Figure 4.9: Total gate tunneling leakage considering process variability (Tox) and Vdd 
uncertainty. 


































Figure 4.10: Total leakage current for a specific bin ( 0gLΔ = ). 
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We also compare our robust methodology with prior work [38] on leakage 
analysis. Because the algorithm in [38] does not take into account supply voltage and on-
chip temperature, these parameters are assumed to be fixed values. Now the maximum 
values of supply voltage and temperature are used in the algorithm described in [38] 
because the objective is to provide a guaranteed estimation of the parametric yield. Figure 
4.10 shows the total leakage dissipation computed by both approaches for a specific 
frequency bin ( 0)gLΔ = . Compared to the algorithm in [38], our estimation approach 
provides less conservative leakage estimates at any percentile due to robust modeling of 
environmental parameters; the robust strategy reduces the conservatism of the leakage 
dissipation by 11.0% and 9.5% at the 50th and 99th percentiles, respectively. Besides, the 
robust estimation method predicts a higher parametric yield for a given limit of leakage 
current. Figure 4.11 shows the equi-yield contours for total leakage dissipation computed 
by both approaches. As for the 99th-percentile leakage consumption, the difference ranges 
from 5.3% to 13.4%, within the ±3σ range of the die-to-die channel length variation, as 
shown in Table 4.1. Note that the difference between the contours of the same yield 
becomes pronounced for chips with the negative die-to-die channel length variation. 
Therefore, for chips with large leakage currents, the robust approach can provide a more 
accurate estimation of parametric yield. It helps designers save extra efforts to apply 
additional leakage reduction techniques, and validates the necessity of adopting a robust 
estimation approach. 
Table 4.1: Normalized leakage current at the 99th percentile. 
Die-to-die L variation ( )Lgσ  -3 -2 -1 0 1 2 3 
Algorithm in [38] with 
intervals of Vdd and T 
4.04 2.94 2.21 1.72 1.39 1.16 1.00 
Robust modeling of Vdd and T 3.50 2.57 1.97 1.55 1.27 1.08 0.94 
Reduction of conservatism (%) 13.4 12.6 10.5 9.5 8.1 6.9 5.3 
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Inter-chip Channel Length Variation (unit: σLg)
 Interval Analysis   50%
 Interval Analysis   99%
 Robust Method     50%
 Robust Method     99%
 
Figure 4.11: Equi-yield contours across bins. 
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Figure 4.12: Leakage distribution for all chips. 
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The probabilistic bounds of the leakage power for all chips are shown in Figure 
4.12. Since the previous work does not have the closed-form expression for the total 
leakage distribution of all frequency bins, Figure 4.12 only shows the right-side p-box for 
the leakage distribution computed by the proposed robust algorithm. The leakage power 
is 1.20X of the nominal value at the 50th percentile, and 2.26X at the 99th percentile. 
Thus, the robust strategy permits estimating the leakage distribution for all chips, which 
enables the chip-level leakage estimation in the early design phase. 
4.5 SUMMARY 
This chapter proposes a robust estimation approach to computing chip-level 
leakage dissipation, and parametric yield for the frequency binning scheme. Based on 
robust representations and operations of random variables, the proposed strategy is able 
to manipulate a variety of distributions that cannot be handled by analytical techniques, 
and also takes into account the correlation of variables. Given statistical metrics of 
partially-specified parameters, the robust estimation methodology is able to provide 
guaranteed probabilistic bounds for leakage dissipation and parametric yield, thus 




Chapter 5: Analysis of Leakage Power Reduction for Dual Threshold 
Voltage Technologies in the Presence of Large Threshold Voltage 
Variation 
The minimization of leakage power becomes the dominant concern of the 
nanometer scale CMOS designs, and is part of the general struggle to mitigate the 
increase in the overall circuit power consumption. The primary reason for the increase in 
leakage power is the reduction of threshold voltage (Vth) of devices, which is causing an 
exponential increase in leakage current, as described earlier in this dissertation. 
Multiple circuit design techniques have been developed to cope with the 
tremendous growth of leakage. One of the effective and feasible approaches to 
suppressing leakage is the dual threshold voltage methodology. Introducing a second Vth 
allows maintaining the overall high performance, while reducing leakage current by 
setting transistors with timing slacks to high Vth. While performance difference between 
the high and low Vth transistors is roughly 2X, the leakage current differs by almost 30X 
[80]. The possibility of setting some transistors to high Vth is a potent way to reduce 
leakage. Today cell libraries of dual threshold voltage levels are provided by foundries as 
part of the standard service. An important challenge for process engineering is, however, 
to determine the optimal values of threshold voltages in terms of leakage power 
reduction, prior to releasing the dual-Vth cell libraries to designers. 
This chapter proposes an analysis framework for the dual-Vth design methodology 
in the presence of the threshold voltage variation. Random variation in Vth is caused by 
the fluctuation in the number and location of the dopant atoms in the channel of the MOS 
transistor. The magnitude of the variation in Vth is growing as devices shrink [37]. Even 
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small fluctuations in doping concentration will cause a large change in Vth. In order to 
improve the effectiveness of the dual Vth method in reducing leakage power, we must 
treat Vth probabilistically. 
We derive a set of analytical models that allow the probabilistic analysis of 
leakage power reduction within the dual-Vth design methodology. The equations that we 
derive can also be used to probabilistically describe the leakage power, in general. A 
specific issue that we seek to answer is the way in which the values of the two threshold 
voltages can be selected in the presence of variability, that is, we seek to find the optimal 
separation between the nominal values of low and high threshold voltages such that the 
overall power savings are optimized. With large Vth variability, the separation must be 
large enough to overcome the statistical noise. Without the loss of generality in our work, 
we assume that the value of lower Vth is fixed by the timing requirements [81], thus we 
focus on the optimal selection of the high Vth. Some prior work [34], [35] considered the 
problem non-statistically. We are the first to introduce a rigorous probabilistic description 
of the problem. 
From this analysis we find that the dual-Vth technique may be significantly less 
effective in reducing power in the presence of variability. The model shows that a higher 
Vth, compared to previous models, is needed to achieve a substantial reduction in leakage 
power in the presence of large Vth variation. The optimal value of the second Vth is 
typically higher compared to the variation-free scenario. 
This chapter is organized as follows. Section 5.1 describes the probabilistic 
framework for circuit delay and leakage power, and Section 5.2 presents the analysis and 
experimental results. Section 5.3 summarizes this work. 
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5.1 MINIMIZING LEAKAGE POWER UNDER A PROBABILISTIC THRESHOLD VOLTAGE 
MODEL 
This section develops a probabilistic model to describe leakage power reduction 
using a dual Vth design under Vth variability. The objective is to seek a model and an 
optimization strategy that will allow us to minimize leakage power, Pleak, while ensuring 
that the clock frequency satisfies certain requirements. The traditional way is to formulate 
the power reduction problem as a constrained optimization problem: 
 *min , s.t. leak clockP f f≥  (5.1) 
However, in contrast to the above model, we will treat both Pleak and delay 
(frequency) probabilistically. Also, in our actual formulation, we normalize the power of 
a dual-Vth design to that of the single-Vth design, and use it as a measure of the 
effectiveness of leakage power reduction enabled by a dual Vth technology. We call this 
normalized quantity the dual-to-single leakage power ratio (R), and it is formally defined 
as: 
 sindual gleR P P=  (5.2) 
It is obvious that the dual-to-single power ratio is less or equal than one. Now, 
considering the probabilistic nature of our formulation, we will seek to minimize the 
expected value of the power ratio, E[R], under the constraint that with a certain 
probability the frequency target will be met: 
 [ ] { }*min  ,  . . clockE R s t P f f α≥ ≥  (5.3) 
The following sections will derive the appropriate probabilistic models for power 
ratio and delay. 
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5.1.1 Model of Leakage Power Optimization 
To calculate the minimum leakage power achievable in a dual-Vth design, we first 
model the dual-to-single leakage power ratio. We rely on the known modeling strategy 
for static power reduction [34], [35], and then modify the formulation to include a 
probabilistic Vth model taking into account die-to-die and within-die components of 
variation. In the model of [34], [35], the circuit is modeled as a collection of non-crossing 
combinational logic paths. Leakage power is reduced by assigning a subset of gate stages 
to higher Vth. The model assumes that an arbitrary fraction of the total circuit 
capacitance, which is assumed to be proportional to the total gate width, can be assigned 
to higher Vth. 
We start by modeling the leakage power dissipation at the device level. In [82], 







=  (5.4) 
where s is the subthreshold swing. 
The threshold voltage is modeled as a random variable to allow the probabilistic 
treatment of the threshold voltage variation. Empirical evidence suggests that variability 
of threshold voltage can be modeled by the normal distribution [83]. Variability of 
threshold voltage can be decomposed into the sum of the die-to-die component ( ,th ddVΔ ), 
and within-die component ( ,th wdVΔ ): 
 , ,thth th dd th wdV V V V= +Δ +Δ  (5.5) 
where thV is the mean of the threshold voltage, 
,
2
, ~ (0, )th ddth dd VV N σΔ , and 
,
2
, ~ (0, )th wdth wd VV N σΔ . 
We can rewrite (5.4) as: 
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Since all devices on the chip have the identical die-to-die component, we can first 
evaluate the impact of the within-die component on the leakage current. Assuming the 
within-die variations of distinct gates are identically and independently distributed (i.i.d.), 
and the number of gates on the chip is large, the sum of the leakage current due to within-
die components can be approximated by the expected value of the leakage current, 
according to the Central Limit Theorem [43]. Under the assumption that Vth is a normal 
random variable, the leakage current of a single gate follows a lognormal distribution. 
The expected value of a log-normally distributed function can be found in closed form 
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where Wi is the gate width of gate i. 
We now compute the total leakage power of a circuit with dual threshold 
voltages, hthV  and 
l
thV .  The leakage power of a dual threshold voltage design, Pdual, can 
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 (5.8) 
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where Wh is the total gate width in the entire circuit set to the high threshold voltage, W is 
the total gate width in the circuit, and Vdd is the power supply voltage. 
The leakage power of a single threshold voltage design, Psingle, can be obtained by 
setting Wh in (5.8) to zero. Since the total transistor width and gate stages are largely 
proportional, the ratio of the total width under different threshold voltages can be 
approximated as the ratio of gate stages: 
 h hW N
W N
≈  (5.9) 
where Nh is the number of gate stages in the entire circuit set to the high threshold 
voltage, and N is the total number of gates stages in the circuit. Then the power ratio can 
be computed by 
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(5.10) 
where ( )
, , , ,
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2 2 2 21 ln10( , ) exp
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⎛ ⎞⎛ ⎞ ⎟⎜ ⎟⎜ ⎟= −⎜ ⎟⎜ ⎟⎟⎜⎜ ⎟⎝ ⎠⎜⎝ ⎠
. Finally, we can compute the 
expected value of the power ratio, E[R]: 
 ( )( )[ ] 1 1h os
N
E R g V
N
= − −  (5.11) 
where h los th thV V V= − , and 
 ( ) ( )
, , , ,
2
2 2 2 2ln10 1 ln10exp
2
h l h l
th wd th wd th dd th dd
osos V V V V
g V V
s s
σ σ σ σ
⎛ ⎞⎛ ⎞ ⎟⎜ ⎟⎜ ⎟= − + − + +⎜ ⎟⎜ ⎟⎟⎜⎜ ⎟⎝ ⎠⎜⎝ ⎠
 (5.12) 
where [ ]os osV EV= . 
The model above thus captures the ratio of the static power of a dual-Vth design to 
that of a single-Vth design taking into account the statistical nature of the threshold 
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voltage. In the next section we derive a probabilistic model of path delay that allows us to 
express the ratio of gate stages set to high Vth and thereby allow us to calculate the 
expected value of power ratio. Finally, we will analyze the impact of high Vth and σVth on 
the power ratio to identify the optimal values of the separation of two threshold voltages. 
5.1.2 Probabilistic Circuit Delay Modeling 
In a dual-Vth design methodology, the static power is minimized by setting a 
fraction of gates on paths with timing slacks to a higher Vth. This makes the paths slower 
but less leaky. In this section, we provide a probabilistic description of path delay 
degradation as a result of setting a portion of the gate stages on a path to a higher Vth. 
Let D be the delay of a path with a mixture of gates at low and high threshold 
voltages. We rely on the observation that, to a good approximation, path delay is 
proportional to the total path capacitance [35], which, we in turn approximate by gate 
stages. Therefore, the path delay can be described as: 
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= +∑ ∑  (5.13) 
where dh and dl correspond to the gate delay at high and low threshold voltages, n is the 
number of gate stages along a path, and nh is the number of gate stages assigned to high 
Vth. 
Due to the uncertainty of threshold voltage, the path delay needs to be modeled 
probabilistically. Although several process parameters have an impact on the gate delay, 
our analysis mainly focuses on the variability of threshold voltage. We start to explore 
the relation between the variability of the threshold voltage and the gate delay. From the 












We can write the gate delay as: 
 ( )hh dd thd k V V
α−
= ⋅ −  (5.15) 

















where hd  is the mean of the high-Vth gate delay, and 
hh h
thth thV V VΔ = − . For low-Vth 
gates, the derivation is similar; thus, here we only show the formulae for high-Vth gates. 
Let hs  denote the first-order derivative of the gate delay with respect to the 
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 (5.17) 
From (5.5), the proposed framework takes into account die-to-die and within-die 
components of threshold voltage variation. Combining (5.5), (5.16), and (5.17), the gate 
delay can be represented by: 
 ( ), ,h hh h h th dd th wdd d s V V= + Δ +Δ  (5.18) 
Following (5.13) and (5.18), the path delay can be then computed by summing 
the gate delays along the path: 
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, , , ,
1 1
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h ln n h h th dd h l th dd
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h l
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D n d n n d n s V n n s V
s V s V
−
= =
= + − + Δ + − Δ
+ Δ + Δ∑ ∑
 (5.19) 
The variance of the path delay can be computed by: 
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Additionally, the mean of the path delay is: 
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The above equation implies that the mean of path delay is a linear function of hn , 
the number of the high-Vth gates on the path. Therefore, the mean of path delay increases 
with the number of high-Vth gates on the path. Having derived the mean and variance of 
the path delay, we continue to specify the delay constraints in the next section. 
5.1.3 Finding Optimal Threshold Voltage Separation under the Probabilistic Models 
In this section we derive the analytical framework for finding the optimal value of 
the high Vth under the statistical description of path delays and power consumption. The 
objective is to minimize the expected power ratio, [ ]E R , under the timing constraint that 
no path delay exceeds the critical path delay. In order to make the analysis tractable, we 
use a simplified model in which the circuit consists of a collection of M non-crossing 
paths [35]. In contrast to earlier approaches, this circuit delay constraint is formulated 
probabilistically, in terms of the probability of meeting the timing constraint: 
 { } { }{ }1ckt delay max ,..., M dP T P D D T α≤ = ≤ =  (5.22) 
Because we assume that the paths are non-crossing, 






P T P D T α
=
≤ = ≤ =∏  (5.23) 
For a specified confidence level dα , we can compute the probability that every 
path does not violate the timing constraint. This probability is given by: 
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 { } 1/Mi dP D T α≤ = . (5.24) 
The timing constraint that we enforce is that no path delay can be greater than the 
critical path delay. To ensure that no path delay is greater than the critical path delay, we 
must satisfy for a given confidence level cα : 
 { }=i cP D T α≤ . (5.25) 
Since we assume that the path delays are described by the normal distribution, we 
can re-write (5.25) as: 
 -1[ ] + ( )
ii i c D
D E D Tα φ α σ= ≤  (5.26) 
where φ  is the cumulative distribution function of the standard normal distribution, and 
iD
σ is the standard deviation of the path delay. Any value of cα  can be used, for 
example, a convenient value is cα = 99.7%, such that 
-1( ) = 3cφ α . 
With the constraint on delay given in (5.26) we can now find the number of 
gates along a path to set to the high Vth. As followed from (5.11), the power ratio R is 
linearly proportional to the number of gate stages that we can set to high Vth in the entire 
circuit. Note that 
 hh aveN N N= ⋅  (5.27) 
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⎛ ⎞⎟⎜ ⎟⎜ ⎟⎝ ⎠∑  (5.28) 
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per 
path by maximizing the number of high Vth gates on the path, while satisfying the timing 
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constraint. Based on the expressions of the path delay mean and variance, (5.20) and 
(5.21), we may re-write (5.26) as: 
 ( ) { }-1( )l h li h c iD nd n d d Var D Tα φ α= + − + ⋅ ≤  (5.29) 
where { } ( )
, , , ,
22 2 2 2 2 2 2 2 2( )h l h l
th dd th dd th wd th wd
i h h h l h h h lV V V V
Var D n s n n s n s n n sσ σ σ σ= + − + + − . 
In the above expression, only the values of n and nh are not determined. Note that 
the number of gates in the path, n, can be computed given the path delay before the 
optimization, i.e., all gates on the path are assigned low threshold voltage. Given the 
mean delay of a single path with all low-Vth gates, DL, the number of gates in the path, n, 






= . (5.30) 
We can now set an analytical quadratic equation to find nh per path as a function 
of DL. 
To quantitatively evaluate the average ratio of gates set to the higher Vth, we 
assume a specific shape of the initial path delay distribution, p(DL). First we use the 
triangular distribution that has been shown to be characteristic of many circuits [84]. To 
make the analysis simpler, the model normalizes all path delays to critical path delay. 
Then, by integrating ( )h Ln D  for individual paths over the entire path delay distribution, 
h
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where ni is the number of gate stages per path. In our implementation, we use numerical 
integration to compute the value of haveN  for specific distributions. Then, we can link it 
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back to the original equation for the expected power ratio,(5.11), such that the result is 
only a function of the Vth separation. 
 ( )[ ] 1 1 ( )have osE R N g V= − ⋅ −  (5.32) 
This equation can now be used to explore the dependence of the expected power 
ratio on Vth separation, and for finding the optimal value of the higher Vth. 
5.2 ANALYSIS AND EXPERIMENTAL RESULTS 
We have implemented the analytical results developed in the earlier sections in a 
MATLAB-based analysis environment. This is a fast implementation that allows us to 
rapidly consider multiple scenarios with respect to the magnitude and characteristics of 
Vth variation, and other circuit parameters, such as the power supply voltage (Vdd) and the 
confidence level ( )α . As for the magnitude of the threshold voltage variation, our 
assumption is that the variance is equal for low and high Vth gates, with the die-to-die and 
within-die components contributing 60% and 40% of total variance, respectively. The 
subthreshold voltage swing is 90mV/dec, and the constant for the alpha power law is 1.3. 
In the experiments the power supply voltage (Vdd) is 1.0V, and the low-Vth is 0.30V. 
Figure 5.1 shows the expected power ratio for a range of variance values. The 
minimum E[R] and the optimal high threshold voltages for different values of variances 
are also shown in Table 5.1. Higher variation of threshold voltage results in substantial 
leakage power dissipation. It can be seen that the power reduction enabled by the use of 
the dual-Vth design techniques gets smaller as the amount of variability increases. For 
example, the minimum value of E[R] is 0.106 and 0.332 for the cases with σVth = 0mV 
and 50mV, respectively. It may be easier to see the significance of this result if we 
consider the inverse of the power ratio that can be interpreted as the gain in power 
efficiency enabled by the dual-Vth design. Thus, while the gain is about 10X with no 
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variability, the gain is only 3X when σVth = 50mV. In a sense, the efficiency of the dual-
Vth technique has become 3X lower. 
Furthermore, the probabilistic model shows that under a dual-Vth approach, the 
variation-free scenario skews the actual gains, and does not allow one to pick the truly 
optimal values of Vth. The Vth value that minimizes the expected static power is 
approximately 0.135h lth th ddV V V= +  with σVth=50mV. For the variation-free scenario, 
the model predicts that the minimum static power occurs at a high Vth value of 
about0.124 ddV greater than low Vth. 
Table 5.1: The minimum E[R] vs. the optimal high Vth for different values of variances. 
σVth (mV) 0 10 20 30 40 50 
E[R] 0.106 0.138 0.177 0.222 0.274 0.332 
Optimal High Vth 0.424 0.419 0.418 0.421 0.426 0.435 






















Figure 5.1: The E[R] vs. the value of the higher Vth for different values of σVth. 
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Figure 5.2: Average ratio of high Vth gates vs. optimal high Vth for different values of 
σVth. 
Figure 5.2 shows the average ratio of high-Vth gates ( )haveN  under different Vth 
variations for the triangular path delay distribution. As expected, high Vth variation leads 
to low haveN , thus resulting in high static power dissipation. Hence, the probabilistic 
model for Vth becomes more important as the variation in Vth gets larger, which is 
predicted to occur given the current scaling trends. 
From Figure 5.1 and Table 5.1, it can be observed that for low magnitudes of Vth 
variation (e.g., σVth=10-30mV), the optimal value of high Vth is lower than that of the 
variation-free case. The optimal high Vth decreases until the standard deviation of Vth 
increases to a specific value (e.g., 
thV
σ =20mV in Figure 5.1). Beyond that value, the 
greater the variation in Vth, the higher the value of high Vth has to be to minimize static 
power. From our experiments, it appears that the specific value of Vth variance ( minVthσ ), 
after which the optimum value of high Vth monotonically grows, is affected primarily by 
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the subthreshold voltage swing (s). Figure 5.3 illustrates the dependency of minVthσ  on 
the threshold voltage swing. The value of minVthσ  grows monotonically with the 
subthreshold voltage swing. 
Figure 5.4 shows the dependence of E[R] on the quantile point of the probabilistic 
path distribution. Our basic approach is to take the 3-sigma point of ΔDα. Clearly, the 
higher the confidence level that the timing constraints are not violated, the fewer the 
gates that can be assigned to high Vth, and the higher is the power dissipation. From 
Figure 5.4, the values of the minimum E[R] for using the 50th percentile and the 3-sigma 
point are 0.148 and 0.332, respectively. However, the optimal high Vth value appears to 
be dependent on the confidence level. Comparing the use of the 50th percentile (mean 
delay) to the 3-sigma point, we find that the optimal Vth value changes by 19 mV. 
 


















Figure 5.3: The value of Vth variance after which the optimum value of high Vth 
monotonically grows is a function of subthreshold voltage swing. 
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3-Sigma Value of Delay
 
Figure 5.4: E[R] vs. the value of higher Vth for the mean delay and 3-sigma point 
(σVth=50mV). 
Table 5.2: Values of optimal higher Vth for different initial path delay distributions (σVth= 
50mV). 
Distribution Type Optimal Higher Vth Minimum E[R] haveN  
Triangle Vthl + 0.13⋅Vdd 0.33 0.72 
Uniform Vthl + 0.13⋅Vdd 0.53 0.52 
Sloped Vthl + 0.12⋅Vdd 0.65 0.40 
 
Not all circuits can be approximated by the triangular path delay distribution and 
here we also include the results for a sloped path distribution, where most of the paths 
have delays close to the critical path delay, and a uniform path delay distribution. As 
expected, the achievable power savings in a dual Vth approach for both distributions is 
smaller due to the greater number of paths with the delay near the critical path. Table 5.2 
gives a summary of the optimal Vth value for each case. 
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We find from the analysis of different distributions that although the amount of 
power savings is different, the optimal value of the higher Vth changes only slightly. In 
addition, since the dependence of E[R] on Vth is rather weak for a range of Vth values 
near the optimum, any Vth value in this range provides about the same amount of power 
savings. That is, there is a range in which raising Vth provides diminishing returns in 
terms of power savings. As a rule of thumb, when the high threshold voltage is equal 
to 0.13lth ddV V+ , it provides the highest amount of savings for most typical path 
distributions. 
Figure 5.4 would seem to suggest that any value of high Vth from 0.13lth ddV V+  
to 0.18lth ddV V+  would be a suitable choice, as all high Vth values within this range 
result in approximately the same amount of power dissipation. However, there is a cost of 
further Vth increase: removing slack from the sub-critical path prevents using other circuit 
optimization techniques for power reduction, such as, transistor sizing. The key is to use 
the technique that best trades slack for lower power, similar to work done in [84]. If the 
high Vth value is calculated on a pre-optimized path delay distribution, then a value for 
high Vth can be chosen that represents the best power-delay tradeoff. 
To show this, we plot the degradation of E[R] in Figure 5.5, as a function of the 
increased gate stage delay. Let /h ld dγ =  be the degradation of delay per gate stage, 
with dh and dl corresponding to the gate delay at high and low Vth. Using the alpha-power 










⎛ ⎞− ⎟⎜ ⎟= ⎜ ⎟⎜ ⎟⎜ −⎝ ⎠
 (5.33) 
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Figure 5.5: Degradation in gate delay (γ) vs. E[R] (σVth= 50mV). 
The graph is similar in shape to Figure 5.4, because the degradation of gate delay 
is nearly linear for small values of the high Vth. It is clear that the value of Vth that 
minimizes static power is situated at a point of very unfavorable power-delay tradeoff. 
Comparing Figure 5.4 and Figure 5.5, we can see that the minimum power is achieved at 
a point at which 1.32γ = . A better value for the high Vth would instead be at a slightly 
lower value for the high Vth. For example, at a high Vth equal to 0.10lth ddV V+  there is 
still a 62% savings in power with a gate stage delay of only 1.22γ = , which would leave 
considerably more slack for other circuit optimization techniques. 
5.3 SUMMARY 
This chapter derives a probabilistic analytical framework for selecting the optimal 
high threshold voltage to minimize the expected static power for the dual-Vth designs. 
From this analysis we find that the dual-Vth technique is significantly less effective in 
reducing power in the presence of variability. We observe that under large variability a 
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larger separation between the lower and higher threshold voltages is required to achieve 
optimal leakage power reduction. These findings highlight the importance of using a 




Chapter 6: Conclusions 
In the nanometer-scale regime the traditionally formulated deterministic timing 
and power analysis algorithms may result in the over-conservatism, which entails the 
development of statistical analysis approaches to accounting for the growing variability 
of parameters and performance metrics. The objective of this dissertation is to develop 
robust statistical analysis algorithms for designers to evaluate the impact of parameter 
variability on circuit timing and power consumption, which facilitates power and timing 
verification, and guides later circuit optimization. This dissertation has investigated: 1) 
fast statistical timing analysis handling path delay correlations; 2) statistical timing 
analysis based on incomplete parameter uncertainty; 3) estimation of parametric yield 
and leakage power consumption under realistic probabilistic descriptions of parameters, 
and 4) analysis of leakage power for dual threshold voltage designs in the presence of 
threshold voltage variation. 
Timing verification is one of the important steps in the circuit design process.  
Statistical static timing analysis has been proposed to account for variability of 
parameters, and reduce the over-conservatism of the corner-based estimates. Among 
SSTA approaches, Monte-Carlo and parameter-space integration methods are accurate, 
but computationally prohibitive. This dissertation develops a fast path-based timing 
analysis algorithm to compute bounds for the circuit delay distribution, based on the 
theory of stochastic majorization and characteristics of the multivariate normal 
distribution. In computing the circuit delay distribution, we adopt the path-based traversal 
scheme that permits accounting for delay correlations due to path reconvergence. 
 116
Compared to the Monte-Carlo simulation results, the proposed algorithm can construct 
tight probabilistic bounds, and also achieves run-time efficiency. 
The limited availability of parameter distributions restricts the practical use of 
statistical approaches. In some cases, only partial statistical information is accessible; 
however, this kind of information cannot be incorporated into the existing statistical 
framework. The alternative approach is to use the intervals of parameters, but it may 
result in the over-conservatism. To address this real-life concern, this dissertation 
proposes a new modeling strategy for handling partial probabilistic descriptions, and 
develops a SSTA algorithm based on this strategy. Specifically, we apply an analytical 
bound for the cumulative distribution function to compute path delays, and propose a 
robust Monte Carlo sampling technique for circuit delay. Compared to timing estimated 
based on intervals, the proposed algorithm can reduce the over-conservatism, thus 
avoiding the over-design to save power and area. 
The tremendous growth of leakage power is a significant menace to technology 
scaling. The subthreshold leakage and gate tunneling leakage power dissipation has 
become comparable to dynamic power consumption. Besides, variability of leakage and 
its inverse correlation with chip frequency causes a serious loss in parametric yield. Thus, 
this dissertation proposes a robust estimation strategy for parametric yield and leakage 
dissipation. The developed algorithm can handle full and partial probabilistic descriptions 
of parameters, and provide guaranteed bounds for yield and leakage power. Based on 
robust representations and computation of variables, the algorithm can handle correlated 
random variables and reduce the over-conservatism of the leakage estimates from worst-
case analysis. 
This dissertation also investigates one of the effective approaches to mitigating 
the subthreshold leakage: the dual-threshold voltage design methodology. We focus on 
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the effectiveness of the dual-Vth designs in the presence of the threshold voltage 
variation. We develop an analytical framework to compare the power dissipation of the 
single-Vth and dual-Vth designs. We also propose an algorithm for selecting the optimal 
threshold voltage values for power reduction. The analysis shows that under large Vth 
variations the dual-Vth technique becomes less effective in reducing power. 
 In the future technology generations, the variability of parameters will continue 
to pose difficulties for circuit performance analysis and optimization. There will be a 
larger number of variability sources, and the magnitude of variability will increase, due to 
the growing circuit complexity and technology scaling. The circuit designers will need 
statistical analysis algorithms that can accomplish two major objectives: scalability and 
robustness. Statistical algorithms must have the capacity to handle a huge number of 
sources of variability in the circuit, and also provide guaranteed bounds for circuit 
performance even under limited information of variability. As a consequence, statistical 
timing and power analysis will become increasingly important in the future, and there are 
still many important and challenging problems ahead for us. 
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